

## **UNIVERSITY COLLEGE LONDON** Department of Electronics and Electrical Engineering

# **RDS** Encoder



Hamed Haddadi

Supervisor: Dr. Paul Brennan

**Final Report** 

March 2003

## Abstract

Radio Data Systems was development started 20 years ago in the European Broadcast Union, EBU. The developers aimed to ease the process of tuning in to a station, especially as the number of broadcasters was increasing and use of alternative frequencies to avoid interference would make it difficult to keep tuned to a certain station. The use of RDS would overcome this problem and will also enable the transmission of the Programme Service name (PS), traffic information and other useful features which will make the FM receivers more user-friendly.

University College London has got its own radio station, RARE FM, which requires an RDS encoder to enable them to transmit the name of the station. Commercial RDS encoders are relatively expensive and complex and they need a dedicated PC and network connection to enable the other features such as traffic information, which is not required by Rare FM. The purpose of this project is to build an isolated RDS encoder which will not need a PC and is simple enough to be used by a non-technical person in the station.

Some work has already been done last year to develop the encoder using analogue techniques. However any changes to the station name will require modification of components and switches and valid data has not been prepared for encoding and modulation alongside the FM carrier. The technique pursued in this project is using a micro-controller to control the data and bit-stream conversion and validations. This makes the system easier to operate and make it easier to change the settings of the transmitted data-stream if needed in future.

This report contains the background research and knowledge taken from the RDS standard. Objectives of the project and the approaches are also discussed within the appropriate section. The work done and the achievements of the project are also explained, as well as the time and budget planning and goals.

One of the major obstacles met in previous projects has been providing data and transmitting the correct information at the right time. In this project the data processing part has been investigated and planned first. This made sure that the new tasks are done before going through the development and improvement of previous attempts to make an RDS Encoder.

#### Acknowledgements:

The author would like to acknowledge the work done By Timothy Shaw and Richard Koch as their project in development of the RDS encoder and appreciate their valuable advice and ideas given prior to start of the project. Many thanks are also forwarded to Dr. Paul Brennan of the department for his help and supervision from the start of the research into the project and Gerald McBrearty and Andrew Moss of the EE laboratory for their valuable advice and support during the software development and hardware realisation of the project.

## CONTENTS

Page

1. An introduction to RDS	5
<ul> <li>2. Physical Layer of RDS system</li> <li>2.1. Subcarrier frequency</li> <li>2.2. Subcarrier phase</li> <li>2.3. Subcarrier level</li> <li>2.4. Method of modulation</li> <li>2.5. Clock frequency and data rate</li> <li>2.6. Differential coding</li> <li>2.7. Data channel spectrum shaping</li> </ul>	6 6 8 8 8 8 9
<ul> <li>3. Base-band coding of the RDS system</li> <li>3.1. Base-band coding structure</li> <li>3.2. Order of bit transmission</li> <li>3.3. Error protection</li> <li>3.4. Message format</li> </ul>	12 12 12 13 14
<ul> <li>4. Project objectives and strategies</li> <li>4.1. Providing frame data</li> <li>4.2. Data input method for PS</li> <li>4.3. Data display and user interface</li> <li>4.4 Data processing and input/output control</li> <li>4.5. CRC calculation</li> <li>4.6 Bit-stream output</li> </ul>	16 16 17 18 20 22 24
<ul> <li>5. Software development tools</li> <li>5.1. MPLAB Integrated Development Environment</li> <li>5.2. Proteus Virtual Circuit Modelling</li> <li>5.3. Orcad PSpice</li> <li>5.4. Easy PC</li> </ul>	26 26 26 27 27
<ul> <li>6. RDS encoder block circuits</li> <li>6.1. Radio data message source</li> <li>6.2. Differential encoder</li> <li>6.3. Bi-phase symbol generator</li> <li>6.4. Shaping Filter</li> <li>6.5. 57 KHz signal generator</li> <li>6.6. Divide-by-24 counter</li> <li>6.7. Divide-by-2 counter</li> <li>6.8. Modulation</li> <li>6.9 Power supply</li> </ul>	28 28 29 29 31 31 32 34 34 36
<ul> <li>7. Conclusions and future work <ul> <li>7.1 Objectives and achievements</li> <li>7.2 Future work and improvements</li> </ul> </li> <li>8. Appendix <ul> <li>9. References</li> <li>10. Component datasheets</li> </ul> </li> </ul>	37 37 37 38 63 64

# List of Figure and Captions

	Page
Figure 1: FM spectrum	6
Figure 2: Block diagram of RDS encoder at the transmitter	7
Figure 3: Block diagram of a typical RDS receiver	7
Figure 4: Amplitude response of specified transmitter/ receiver data-shaping filter	10
Figure 5: Amplitude response of combined transmitter/ receiver data-shaping filter	10
Figure 6: Spectrum of bi-phase coded radio-data signals	11
Figure 7: Time-function of a single bi-phase symbol	11
Figure 8: 57 kHz radio-data signals	11
Figure 9: Structure of the base-band coding	12
Figure 10: Message format and addressing	12
Figure 11: Basic tuning and switching information – Type 0B group	14
Figure 12: PI structure	16
Figure 13: Data input via push-button switches	17
Figure 14: Pin-out diagram of PIC16F877 micro-processor	21
Figure 15: Clocking the PIC	21
Figure 16: RDS encoder data input and user interface	22
Figure 17: CRC generator circuit	22
Figure 18: Modulo2 division	23
Figure 19: Modulo2 division using one register	23
Figure 20: MPLAB IDE software	26
Figure 21: Proteus VSM software interface	27
Figure 22: Data message source connected on breadboard	28
Figure 23: PCB design for the data message source block	28
Figure 24: Differential encoder	29
Figure 25: PIC16C622 for bi-phase symbol generation	30
Figure 26: Inverting amplifier for negative pulses	30
Figure 27: Shaping filter	31
Figure 28: Divide-by-3 waveform	31
Figure 29: PLL and divide-by-3 circuit	32
Figure 30: PLL waveform	32
Figure 31: Divide-by-24 counter	33
Figure 32: Divide-by-24 waveform	33
Figure 33: PLL and divide-by-24 circuits	33
Figure 34: Divide-by-2 counter	34
Figure 35: Divide-by-2 waveform	34
Figure 36: Square-to-sinusoidal wave converter	34
Figure 37: Square-to-sinusoidal waveform	35
Figure 38: Modulator	35
Figure 39: Modulator waveform	35
Figure 40: Modulator circuit	36
Figure 41: Positive voltage regulator	36
Figure 42: Voltage inverter	36

## 1. An introduction to RDS

The use of more frequencies for the radio programmes in the VHF/FM range makes it difficult for an in-car radio to remain tuned to the desired programme as the stations have to constantly change frequencies in different regions to avoid interference. RDS employ an FM subcarrier to transmit steady stream traffic information and the station name. This is a real advantage over conventional radio systems as the sales of FM in-car radio systems were not growing at the desired rate. The RDS system allows the station to transmit its Programme Service Name (PS), an eight-character sequence identifying the station. This makes tuning to a station by frequency redundant. Another important addition is the PI code. This code allows receivers to automatically switch to the best available frequency for a particular station, especially useful on long car journeys where frequencies for the same station change to avoid interference patterns.

Following a long period of systems development in the 1970s and early 1980s, RDS is now implemented all over Western Europe, and in several other regions of the world. This was after the improvement of the in-car entertainment system developments. RDS had major advantages for the traveller. RDS can provide traffic information and filter out the unnecessary information when travelling in a specific route by recognizing the location codes. Nowadays RDS is implemented in most FM radios and virtually all in-car radio systems.

Even though the university radio station does not intend to transmit any traffic or news announcements, it still is an advantage if they can employ an RDS encoder to transmit the station name. Commercial RDS encoders are expensive and require a dedicated PC to operate them. The addition of a PC will make the system complicated for non-technical users and also the station's budget does not allow for such purchases. However it is possible to build an RDS encoder by using simple components and a microprocessor.

Some work has already been done to develop and RDS encoder. The knowledge gained from the previous students will be build upon of to make a functional unit within this project. The programmes for the microprocessor, provisionally PIC16F877, will be written and compiled using the MPLAB software and the circuit simulations will be done using the Proteus Virtual System Modelling software.

This report contains a brief review of the RDS standard, which includes the physical layer (hardware) and the data-link layer and message format (software) part of the encoder system. After the review of the theory, the software format, which has been already implemented, has been discussed. As there are various different comparisons made within the text between the different strategies and their implementation advantages and disadvantages, the implementation of the chosen strategy for each specific task is explained immediately after the technical discussion part. A brief description of the intended hardware layout, the project timescale and budget planning are also included in the discussions section.

5

## 2. Physical layer of RDS system

The RBDS standard, April 1998 was consulted to produce the following technical details of and RDS signal. RBDS standard is the American version of RDS and it is exactly similar in terms of operation and it was used as it is freely available on the web. The Radio Data System is intended for application to VHF/FM sound broadcasts in the range 87.5 to 108.0 MHz which may carry either stereophonic (pilot tone) or monophonic programs. The main objectives of RDS are to enable improved functionality for FM receivers and to make them more user friendly by using features such as Programme Identification (PI), Programme Service (PS) display and where applicable, automatic tuning for portable and in particular, car radios.

#### 2.1 Subcarrier Frequency

During stereo broadcasts, the subcarrier will be locked to the third harmonic of the 19 kHz pilot-tone. The tolerance on the frequency of the 19 kHz pilot tone is  $\pm$ 2Hz, therefore the tolerance on the frequency of the subcarrier during stereo broadcast will be  $\pm$  6 Hz. During monophonic broadcasts the frequency of the subcarrier will be 57 kHz  $\pm$ 6 Hz.

### 2.2 Subcarrier phase

During stereo broadcasts the subcarrier will be locked either in phase or in quadrature to the third harmonic of the 19 kHz pilot tone. The tolerance on this phase must be within  $\pm 10^{\circ}$ , measured at the modulation input to the FM transmitter. Figure 1 shows the FM signal.



Figure 1: FM spectrum

Figures 2 and 3 represent the block diagrams of the transmitter and receiver.



Figure 2: Block diagram of RDS encoder at the transmitter



Figure 3: Block diagram of a typical RDS receiver

#### 2.3 Subcarrier level

The deviation range of the FM carrier due to the un-modulated subcarrier is from  $\pm 1.0$  kHz to  $\pm 7.5$  kHz. The recommended best compromise is  $\pm 2.0$  kHz. The decoder/demodulator should also operate properly when the deviation of the subcarrier is varied within these limits during periods not less than 10ms. The maximum permitted deviation due to the composite multiplex signal is  $\pm 75$  kHz.

#### 2.4 Method of modulation

The subcarrier is amplitude-modulated by the shaped and bi-phase coded signal. The subcarrier is suppressed. This method of modulation may alternatively be thought of as a form of two-phase phase shift keying (PSK) with a phase deviation of  $\pm 90^{\circ}$ .

### 2.5 Clock Frequency and Data Rate

The basic clock frequency is obtained by dividing the transmitted subcarrier frequency by 48. The basic data rate of the system is therefore 1187.5 bit/s  $\pm$  0.125 bit/s.

### 2.6 Differential Coding

The source data at the transmitter are differentially encoded using table 1:

Previous output (at time t <sub>i-1</sub> )	New input (at t <sub>i</sub> )	New Output (at time t <sub>i</sub> )
0	0	0
0	1	1
1	0	1
1	1	0

Table 1: Differential encoding

Where  $t_i$  is some arbitrary time and  $t_{i-1}$  is the time one message-data clock period earlier, and where the message-data-clock rate is equal to 1187.5 Hz.

Thus when the input level is 0, the output remains unchanged from the previous output bit, and when an input 1 occurs, the new output bit is the complement of the previous output bit. In the receiver, the data may be decoded by the inverse process, as shown in table 2.

Previous input (at time t <sub>i</sub> -1)	New input (at t <sub>i</sub> )	New Output (at time t <sub>i</sub> )
0	0	0
0	1	1
1	0	1
1	1	0

Table 2: Differential decoding

The data is thus correctly decoded whether or not the demodulated data signal in inverted.

#### 2.7 Data Channel Spectrum Shaping

The power of the data signal at and close to the 57 kHz subcarrier is minimised by coding each source data bit as a bi-phase symbol.

This is done to avoid data-modulated cross talk in phase locked loop (PLL) stereo decoders, and to achieve compatibility with the ARI system. The principle of the process of generation was shown in Fig 2. In concept each source bit gives rise an odd impulse pair, e(t), such that logic level 1 at source gives:

$$\mathbf{e}(\mathbf{t}) = \delta(\mathbf{t}) - \delta(\mathbf{t} - \mathbf{t}_{\mathrm{d}}/2)$$

And logic 0 at source gives:

$$e(t) = \delta(t) + \delta (t - t_d/2)$$

These pairs are then shaped by a filter  $H_T(f)$ , to give the required band limited spectrum where:

$$H_T(f) = \begin{cases} \cos\frac{\pi f t_d}{4} & 0 \le f \le 2/t_d \\ 0 & f > 2/t_d \end{cases}$$
$$t_d = \frac{1}{1187.5} \text{ s}$$

The data-spectrum shaping filtering has been split equally between the transmitter and the receiver (to give optimum performance in the presence of noise) so that, ideally, the data filtering at the receiver should be identical to that of the transmitter, i.e. as given above. The overall data-channel spectrum shaping  $H_0(f)$  would then be 100% cosine roll-off.

The specified transmitter and receiver low-pass filter responses, as defined in previous equations, and the overall data-channel spectrum shaping is shown in figure 5.

The spectrum of the transmitted bi-phase coded radio-data signal is shown in figure 6 and the time-function of a single bi-phase symbol (as transmitted) in figure 7.

The 57 kHz radio-data signal waveform at the output of the radio-data source equipment may be seen in the photograph of figure 7.



Figure 4: Amplitude response of the specified transmitter or receiver data-shaping filter



Figure 5: Amplitude response of the combined transmitter and receiver data-shaping filters



Figure 6: Spectrum of bi-phase coded radio-data signals



Figure 7: Time-function of a single bi-phase symbol



Figure 8: 57 kHz radio-data signals

## 3. Base-band coding of the RDS system

#### 3.1 Base-band coding structure

Figure 9 shows the structure of the baseband coding. The largest element in the structure is called a "group" of 104 bits each. Each group comprises 4 blocks of 26 bits each. Each block comprises an information word and a checkword. Each information word comprises 16 bits. Each checkword comprises 10 bits.



Figure 9: Structure of the baseband coding

### 3.2 Order of bit transmission

All information words and checkwords have their most significant bit (m.s.b) transmitted first (see figure 10). Thus the last bit transmitted in a binary number or address has weight  $2^{0}$ . The data transmission is fully synchronous and there are no gaps between the groups or blocks.



Figure 10: Message format and addressing

Information words and their use are explained in section 4, message format.

#### 3.3 Error protection

Each transmitted 26-bit block contains a 10-bit checkword which is primarily intended to enable the receiver/decoder to detect and correct errors which occur in transmission. This checkword (i.e.  $c'_{9}$ ,  $c'_{8}$  ...  $c'_{0}$  in figure 9) is the sum (modulo 2) of:

a) the reminder after multiplication by  $x^{10}$  and then division (modulo 2) by the generator polynomial g(x), of the 16-bit information word),

b) a 10-bit binary string d(x), called the 2offset word2,

Where the generator polynomial, g(x) is given by:

$$g(x) = x^{10} + x^8 + x^7 + x^5 + x^4 + x^3 + 1$$

The offset value, d(x), which is different for each block within a group is given in table 3.

Binary Value

Offset Word										
	D9	$D_8$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
А	0	0	1	1	1	1	1	1	0	0
В	0	1	1	0	0	1	1	0	0	0
С	0	1	0	1	1	0	1	0	0	0
C'	1	1	0	1	0	1	0	0	0	0
D	0	1	1	0	1	1	0	1	0	0

#### Table 3: The checkword offset values

The purpose of adding the offset word is to provide a group and block synchronisation system in the receiver/decoder. Because the addition of the offset is reversible in the decoder, the normal additive error correcting and detecting properties of the basic code are unaffected. The error-protecting code has the following error-checking capabilities:

- a) Detects all single and double errors in a block.
- b) Detects any single error burst spanning 10 bits or less.
- c) Detects about 99.8% of bursts spanning 11 bits and about 99.9% of all longer bursts.

The code is also an optimal burst error correcting code 5 and is capable of correcting any single burst of 5 bits or less.

The beginnings and ends of the data blocks ma be recognised in the receiver/decoder by using the fact that the error-checking decoder will detect block synchronisation slip as well as the additive errors. This system is made reliable by the addition of the offset words, which also serve to identify the blocks within the group.

### 3.4 Message format (session and presentation layer)

The main features of the message structure have been illustrated in figure 10. These may be seen to be:

1) The first block in every group always contains a Program Identification (PI) code. This information consists of a code enabling the receiver to distinguish between countries, areas in which the same programme is transmitted and the identification of the program itself.

2) The first four bits of the second block of every group are allocated to a four-bit code which specifies the application of the group. Groups will b referred to as types 0 to 15 according to the binary weighting of  $A_3$ ,  $A_2$ ,  $A_1$ , and  $A_0$ . For each type (0 to 15) two "versions" can be defined. The "version" is specified by the fifth bit (B<sub>0</sub>) of block 2:

- a)  $B_0 = 0$ : the PI code is inserted in block 1 only. This is called version A.
- b)  $B_0 = 1$ : the PI is inserted in blocks 1 and 3 of all group type. This is version B.

3) The Programme Type code (PTY) and Traffic Program identification (TP) occupy fixed location in block 2 of every group. This is an identification number to be transmitted with each program item and which is intended to specify the current program type (e.g. news, sports...)

The above features are available in all of the 30 possible group types. The main objective of this project is to transmit the station name. Groups 0A and 0B are the most basic groups that without any need for other information, e.g. constant information feedback or traffic or text update, will transmit the station name. Block 3 of Group 0A consists of a list of alternative frequencies. This feature is for hand-over between different frequencies for stations which transmit over a wide geographical area and is not being used by the UCL radio station. Block 3 of group 0B simply repeats the PI code, with a different offset word, C'. Hence for the purpose of this project, group 0B is chosen for transmitting the station name. Figure 11 shows the format of the group type 0B.



Figure 11: Basic tuning and switching information – Type 0B group

A total of four type 0B groups are required to transmit the entire Program Service (PS) name and therefore four type 0B groups will be required per second. The Program Service name comprises eight characters. It is the primary aid to listeners in program identification and selection. The PS name is to be used only to identify the station. This text may be changed as required by station, but shall not be scrolled or flashed or altered in a manner that would be distracting to the viewer (i.e. not more frequently than once per minute).

Notes on group 0B:1.TA = Traffic Announcement code (1 bit)

2. M/S = Music-Speech switch code

3. DI = Decoder-Identification control code (4 bits). This code is transmitted as 1 bit in each 0B group. The Program Service name and DI segment address code ( $C_1$  and  $C_0$ ) serve to locate these bits in the codeword. Thus in a group with  $C_1C_0 = "00"$  the DI bit is d<sub>3</sub>. These code bits are transmitted most significant bit (d<sub>3</sub>) first. Table 4 demonstrates the DI bitsettings.

Settings	Meaning
Bit $d_0$ set to 0:	Mono
Bit $d_0$ set to 1:	Stereo
Bit $d_1$ set to 0:	Not Artificial Head
Bit $d_1$ set to 1:	Artificial Head
Bit $d_2$ set to 0:	Not compressed
Bit $d_2$ set to 1:	Compressed
Bit $d_3$ set to 0:	Static PTY
Bit d <sub>3</sub> set to 1:	Dynamically switched PTY

*Table 4: DI code bits* 

4. Program Service name is transmitted as 8-bit character as defined in the 8-bit code-tables in annex E of RBDS standard [1]. Eight characters (including spaces) are allowed for each network and are transmitted as a 2-characteer segment in each group. These segments are located in the displayed name by the code bits  $C_1$  and  $C_0$  in block 2. The addresses of the characters increase from left to right in the display. The most significant bit (b<sub>7</sub>) of each character is transmitted first.

## 4. Project objectives and strategies

As clearly suggested by the title, the main objective of this project is to build an RDS encoder to enable the UCL radio station, RARE FM, to transmit the station name on the FM spectrum. This task has been attempted in the Electronic & Electrical Engineering department. The main reason of failure of previous attempts has been the absence of valid data for transmission. The hardware design has been studied and areas for improvement have been identified. The focus of the first stage of the project has mainly been on development of the message format and session-presentation layer. The following objectives are set for the project:

• To build a complete (hardware & software) RDS Encoder to facilitate Program Service transmission for RARE FM.

• To provide valid data according to the European RDS standard for encoding.

• To design and implement a user-friendly interface to enable non-technical personnel to easily enter the desired PS name.

• To offer the facility to restore the settings hence avoid the need to enter the same data in case of power failure.

• To complete the unit within the allocated time and budget, 6 months and £100.

The choice of group 0B for the purpose of the encoding has been based on the fact that it will allow the transmission of PS with no need for any other information such as traffic or announcement. This means that the unit functions as a stand-alone without any need for further attention to provide data or network connection. Transmission of PS as the main objective of the project will enable easy tuning for the in-car radio units.

### 4.1 Providing frame data

1.

There are various constants and variables within a group. It would be possible to enable the user to enter all the required data at the start-up part of the system. But this will only make the unit extremely hard to operate as all the values have to be set according to the RDS standard and any mistake will mean that the bit-stream is not verified and displayed at the receiver end. In order to avoid this, the constant parts of the group data are set within the program memory, according to RDS standard as explained below, and user is only required to enter the PS name.

**PI code**: Figure 12 shows the PI structure.

b <sub>15</sub>	<b>b</b> <sub>12</sub>	b <sub>11</sub>		b <sub>8</sub>	<b>b</b> <sub>7</sub>		b <sub>4</sub>	b <sub>3</sub>		b <sub>0</sub>



These bits are all pre-set in according to RDS standard as followed:

Bits  $b_{15}$  to  $b_{12}$ : Country Code: These bits are set to 0xC or 0b1100 for <u>UK</u>. Bits  $b_{11}$  to  $b_8$ : Area coverage: These bits are set to 0x0 or 0b0000 for <u>local coverage</u>. Bits  $b_7$  to  $b_0$ : Program reference number: These bits are set to 0x00 for <u>not assigned</u>.

2. **Group Type**: These bits are set to 0x0 for 0 group type.

3.  $\mathbf{B}_0$ : This bit is set to 1 for group B type.

- 4. **TP**: This is set to 0 for <u>no traffic program</u>.
- 5. **PTY**: These bits are set to obooooo for <u>not assigned</u>.
- 6. **TA**: This is set to 0 for <u>no traffic announcement</u>.
- 7. M/S: This bit is set to 0 according to RDS standard by default for music.

8. **DI**,  $C_1$ ,  $C_0$ : These bits are set in each group according to the group sequence in the stream as followed:

- A) First group: 0b0 (d<sub>3</sub>)00 for <u>static PTY</u>.
- B) Second group:  $0b0 (d_2)00$  for <u>not compressed</u>.
- C) Third group:  $0b0 (d_2)00$  for <u>no artificial head</u>.
- D) Second group:  $0b1 (d_2)00$  for stereo.

9. Program Service name: Every group will transmit 2 characters, starting from the most significant character, e.g. [RA] in (RARE\_FM) is located in first group.

#### 4.2 Data input method for PS

Data can either be input via setting 64 switches for the 8 character ASCII code of the PS name or it can be input to the microcontroller via push button switches or a PS2 keyboard. The analogue method has been attempted before and is extremely difficult to operate. The more feasible design is to input the values to the microcontroller via a digital device:

A: PS2 keyboard. This method is extremely friendly but it introduces the complexity of writing a keyboard driver and also occupying much more space while adding the risk of breakages and damage in the busy studio environment.

B: Push button switches: Using three heavy duty push button switches, the user can decide whether to restore the previous settings or not, scrolling between YES and NO, and then pressing the SET switch. If he chooses not to restore the previous settings, he will scroll through the available set of ASCII characters, from SPACE through Z. By pressing the set button, the first character is set and stored in the EEPROM. The same routine is repeated for the other 7 characters and by pressing the SET button for the final character, the program will proceeds to CRC calculation. The disadvantages of this method are the cost of these switches and the fact that using this method, it will take a bit longer to input the data. But the cost can be compromised by the fact that the switches are not prone to damages in the studio environment. Figure 13 shows the design of this interface.

Enter Station Name	- UP 🍙 —
	DOWN.

Figure 13: Data input via push-button switches

The following algorithm is implemented for polling for the switches for restoring data:

CHECK_S	WITCH		; P0	olls s	witches	for	decisi	on t	o rest	ore	setting
GET_IT	btfsc	SWITCH_PORT,0									
	call	D0_SET		;	restore						
	btfsc	SWITCH_PORT,1									
	call	D1_SET		:	Don't r	esto	re				
got	btfss	SWITCH_PORT,2									
	goto	GET_IT									
	movf	DECISION,W		;	Check i	f D2	is not	c pre	essed		
	andlw	0xff		;	without	mak	ing a	dec:	ision		
	btfsc	STATUS,Z									
	goto	GET_IT		;	if yes,	100]	p until	l dea	cision	is	made
	return										

The following code demonstrates the acquisition of one PS character and storing it in the PIC EEPROM:

```
GET_PS8 btfsc SWITCH_PORT,0
call CHAR_UP
btfsc SWITCH_PORT,1
call CHAR_DOWN
btfss SWITCH_PORT,2
```

```
goto
                GET_PS8
        return
CHAR_UP
        call
                SWITCH_DELAY
                POSITION, 0
                                 ; set display position
        movf
        call
                SET_ADDR
        movf
                CHARACTER, 0
                                 ; move character to W register
        call.
                check_max
CHARACTER,0
                                 ; check if reached the upper boundary
        movf
        call
                LCD_CHAR
        return
check_max
                                 ; it checks mor the upper character
                CHAR_TEMP
MAX_CHAR,0
                                ; store the character locally
; now move MAX_CHAR to W register
        movwf
       movf
                CHAR_TEMP,0
                                 ; subtract the two files
        subwf
        btfsc
                STATUS, Z
                                 ; Is the result zero?? then we reached maximum
        goto
                SET2MAX
                                 ; keep the character as it is
        goto
                INCREMENT
                                 ; if not reached the max, increment the character
SET2MAX
       movf
                MAX CHAR,0
                                 ; Keep MAX_CHAR as the character of chioce
       return
INCREMENT
        incf
                CHARACTER,1
                                 ; increment the character
        return
CHAR DOWN
        call
                SWITCH_DELAY
        movf
                POSITION,0
                                 ; set display position
        call
                SET_ADDR
        movf
                CHARACTER,0
                                 ; move character to W register
        call
                check_min
                                 ; check if reached the lower boundary
                CHARACTER 0
        movf
        call
                LCD_CHAR
        return
check_min
                                 ; it checks mor the lower character
        movwf
                CHAR_TEMP
                                 ; store the character locally
                                ; now move MIN_CHAR to W register
; subtract the two files
; Is the result zero?? then we reached minimum
        movf
                MIN CHAR,0
                CHAR_TEMP,0
        subwf
                STATUS,Z
        btfsc
        goto
                SET2MIN
                                 ; keep the character as it is
        qoto
                DECREMENT
                                 ; if not reached the min, decrement the character
SET2MIN
        movf
                MIN CHAR,0
                                 ; Keep MIN_CHAR as the character of chioce
       return
DECREMENT
        decf
                CHARACTER,1
                                 ; decrement the character
       return
EEPROM storage:
        movwf
                PS 8
                                 ; store in variable
                STATUS, RP1
        bsf
                                 ; Store in EEPROM
                STATUS, RPO
        bsf
        btfsc
                EECON1,WR
                                 ; Make sure there is no other WRITE in progress
                DELAY_5MS
        call
        bcf
                STATUS, RPO
        movwf
                EEDATA
        movlw
                0 \times 07
        movwf
                EEADR
        bsf
                STATUS, RPO
                EECON1, EEPGD
        bcf
        bsf
                EECON1,WREN
        movlw
                0x55
        movwf
                EECON2
        movlw
                0xaa
                EECON2
        movwf
        bsf
                EECON1,WR
        bcf
                EECON1, WREN
        clrf
                STATUS
                                 ; Select bank 0
```

### 4.3 Data display and user interface

As there is a need for characters to be displayed for verification and during transmitting stage, there is need for a display. Two type of display are available:

A: Alphanumeric LED display

This display is cheap and easy to operate as each character is driven separately and there is no processing required, but in order to use this facility, there is a need for driving each character separately, this will mean either using many ICs, which will increase the complexity of the PCB and will introduce heat dissipation problems, or multiplexing the data line through one IC, which maybe very complicated for driving a large number of characters.

B: Using an intelligent LCD display

The new ranges of displays have eliminated the need for driving each character separately by using an internal chip and timing issues are dealt within the chip. But they are relatively expensive and a typical entry level can cost around £30. There is also need for writing an initialisation code for the display and one of the ports need to be constantly swapped between input and output to check the busy flag of the LCD to make sure there in no data loss. The initialisation code is as followed:



• Initializing Flowchart(Condition:fosc=270KHZ)

For the purpose of this project, a very cheap LCD module was obtained which would cost 60% less than the commercial ones available. But the initialisation was implemented in a different way than the standard data sheet and the code is shown below:

movlw call call	0x38 LCD_CMND DELAY_125US	; 8-bit-interface, 2-lines 0b00111000
movlw call call	0x38 LCD_CMND DELAY_125US	; 8-bit-interface, 2-lines 0b00111000
movlw call call	0x0F LCD_CMND DELAY_5MS	; display On, curser On, blink On 0b00001111
movlw call return	0x01 LCD_CMND	; display clear, 0b0000001

The delays have been implemented using a series of recursive loops. All the function calls and descriptions can be found in appendix A.

#### 4.4 Data processing and input/output control

Providing the data at the right time for modulation with the FM signal has been the major obstacle of this project in previous attempts. Analogue and digital methods have both been tried and with great advantage, a digital source provides a much more versatile way of controlling and manipulating the data. Since the use of intelligent LCD and de-bounce switches will also emphasis the need for a microprocessor, this method was chosen for data control. The following is the control software data flow required for the encoder:





After studying the wide range of microcontrollers that are commercially available, Microchip's PIC16F877 was chosen for the data control. This is an 8 bit microprocessor with 8k program memory and 256 byte EEPROM data memory which both memory limits were enough for the application. The development environment, MPLAB IDE, is freely available on the web and from Microchip's website [2] and the programmer, PICstart PLUS, is available in the departmental laboratory. Figure 14 shows the pin-out diagram of PIC16F877.



Figure 14: Pin-out diagram of PIC16F877 micro-processor

It operates with clock rates of up to 20MHz giving an instruction arte of up to 5 MIPS, so the clock frequency is equal to  $0.2\mu s$ . A crystal oscillator was chosen to ensure that correct timings and clock rate are achieved. Figure 15 shows the connection of the crystal to the microprocessor.



Figure 15: Clocking the PIC

The suggested values for the stabiliser capacitors were between 15-33 pF.

Another problem encountered was the fact that switches bounce back after being pressed down and released which would lead to many jumps in the character range with just one switch. This problem was solved by adding a short 0.2 second de-bounce delay after the switch port reading, which would clear the port from the previous switch voltage. The switches were also tied with 4k7 Ohm resistors to limit the current drawn from the power supply when the switches are being pressed often. Figure 16 demonstrates the data control and user-interface of the RDS encoder.



Figure 16: RDS encoder data input and user interface

### 4.5 CRC calculation

Every block in the group contains a 16 bit information word and a 10 bit checkword which is obtained by adding the result of the calculation of the Cyclic Redundancy Check to a specific offset, as explained in section 3.3. Calculation of the CRC can be done in the hardware as explained in the RDS standard. Figure 17 shows the hardware arrangement required to generate the 10 bit CRC value.



#### Figure 17: CRC generator circuit

This method can lead to a very high component count and greatly add to the complexity of the circuits. It has the advantage of being easily implemented as the method is pre-designed. It is also possible to calculate the CRC value in the microprocessor. This will lead to a much less complex circuit and budget saving on component purchase. The only disadvantage of this method is the need to divide a 26 bit number by a 10 bit number, in an 8 bit microprocessor. This method was chosen to pursue whilst accepting the challenge of mathematical manipulations. Figure 18 shows the basic method of performing a modulo2 division.



Figure 18: Modulo2 division

However, in a microprocessor, there are only 8-bit registers available, and there is no command for modulo2 division. However, using pseudo algorithm this process can be explained:

```
    Load the register with zero bits.
    Augment the message by appending W zero bits to the end of it.
    While (more message bits)
    Begin
    Shift the register left by one bit, reading the next bit of the augmented message into register bit position 0.
    If (a 1 bit popped out of the register during step 3)
    Register = Register XOR Poly.
    End
```

The register now contains the remainder.

In practice the IF condition can be tested by testing the top bit of Register before performing the shift. Figure 19 demonstrates the implementation of the above technique. This method can be extended for larger numbers. In the case of the RDS block, 26 bits means that four 8-bit registers are used for the message data and the 10-bit polynomial will require two 8-bit registers. A buffer register and two working registers will be used, and data is left-rotated into the working registers, bit by bit, and whenever a 1 appears on the carry flag, both working registers or XORed with the generator polynomial registers. This process is repeated until all the 16 extra bits (in comparison with the 10-bit polynomial) are shifted out. The reminder in the working registers is the CRC value for the given 16-bit information word.



Figure 19: Modulo2 division using one register

The following is an extract from the assembly code generating the CRC:

CRC_INI	Т		;	Initialise the registers
_	clrf bcf rlf rlf rlf bcf rlf rlf rlf rlf	CHAR_BUF STATUS,C CHAR_LOW,1 CHAR_HIGH,1 CHAR_BUF,1 STATUS,C CHAR_LOW,1 CHAR_HIGH,1 CHAR_BUF,1	;;;;;;	rotate left twice, through carry, so that the 10^X factor can correctly be implemented, i.e. by adding an 8bit all 0s register to the end of the data, and shifting to left twice to have another 2 obits.
	movlw movwf movvf movvf movvf movvf movvwf movlw movvwf	0x10 ITERATIONS CHAR_BUF,0 CRC_HIGH,0 CRC_LOW CHAR_LOW,0 CRC_BUF1 0x00 CRC_BUF2	;;	<pre>16 left shifts, for the CRC calculation shifting all to the right place adding the last 8 zero's</pre>
	movlw movwf movlw movwf return	0x05 GXPOLY_HIGH 0xb9 GXPOLY_LOW	;	Storing the $g(x)$ polynomial in registers
CRC_GEN	bcf rlf rlf rlf btfsc call decfsz goto return	STATUS, C CRC_BUF2, 1 CRC_BUF1, 1 CRC_LOW, 1 CRC_HIGH, 1 CRC_HIGH, 2 DO_XOR ITERATIONS, 1 CRC_GEN	;;;;; ;;;;;	CRC generator routine clear the carry bit left shift all the data by one bit, using carry flag, so the carry 1 or 0 will go to the LSB of next byte is the last bit a 1? if yes, XOR the working registers with g(x) Decrement iterations, more bits left? if yes, do another bit
DO_XOR	movf xorwf movf xorwf return	GXPOLY_LOW,0 CRC_LOW,1 GXPOLY_HIGH,0 CRC_HIGH,1	;	Modulo 2 division with the g(x)

#### 4.6 Bit stream output

Data transmission tasks start after the CRC calculation steps. User is informed of the PS name currently being transmitted via the LCD display and the microprocessor constantly polls for the 1187.5 signal. As soon as this signal goes high, the m.s.b of first block of the first group is output to the output port. The block data is then rotated left and the carry will represent the next bit to be transmitted. This process is repeated 16 times for block information words and 8 times for each check-word value. For the top 2 bits of the check-word values, the data nibbles are swapped and then rotated left twice. In this way there is only need for two transmission cycles and many fewer instruction cycles. This is done in only 5 steps so it will have a frequency much higher than the 1187.5Hz signal. The next bit will be ready for transmission before the 1187.5 goes high again. After the first group, the second, third and fourth group are transmitted in turn and then the program loops back to the first group. The following code is a very small part of the transmission assembly code:

movlw	0x02	; Send	th	e top	two bi	ts of	PS c	checkword		
movwi	ITERATIONS									
movf	CHCKWRD_3_HIGH,	0	;	Move	the who	ole by	te			
movwf	TRX_BUF									
swapf	TRX_BUF,1		;	Swap 1	nibbles	s				
rlf	TRX_BUF,1		;	Rotate	e left	twice	, to	bring the	first	bit
rlf	TRX_BUF,1		;	of the	e two b	bits t	o th	e MSB loca	tion	
call	TRANSMIT_BUF_DA	TA								
movlw	0x08		;	Send	lower }	byte o	f PS	checkword		

	movwi movf movwf call	ITERATIONS CHCKWRD_3_LOW,0 TRX_BUF TRANSMIT_BUF_DATA		
	return			
TRANSMI	T_BUF_DA rlf btfss call btfsc call decfsz goto return	ATA TRX_BUF,1 STATUS, C TRANSMIT_0 STATUS, C TRANSMIT_1 ITERATIONS,1 TRANSMIT_BUF_DATA	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Transmit the data byte held in the buffer Rotate left once, in itself Test the carry flag value is carry 0? transmit a 0 Is carry 1? transmit a 1 Decrement iteration until it reaches 0
TRANSMI	T_0 btfss goto bcf return	RDS_PORT,SIGNAL TRANSMIT_0 RDS_PORT, RDS_DATA	;;;	Is 1187.5 high? No? then loop until it goes high Clear the port bit, 0 will be modulated
TRANSMI	T_1 btfss goto bsf return	RDS_PORT,SIGNAL TRANSMIT_1 RDS_PORT, RDS_DATA	;;;	Is 1187.5 high? No? then loop until it goes high Set the port bit, 1 will be modulated

Even though use of intelligent LCD and microprocessor has the disadvantage of taking a considerable amount of time to develop skills in a new programming language and its abilities, the time saved on designing complex circuits for the analogue techniques and the extremely user-friendly interface means that the encoder would be compensate for the software development time. The unit is much easier to operate and even upgrade in the future if any other facilities such as radio text are considered to be added to the system.

## 5. Software development tools

The software side of the project is done using various simulation tools for the hardware parts of the encoder block and assembly programming language is used for the microcontroller part of the radio message source. This section entails a brief description of the software tools used for software and hardware development.

### 5.1. MPLAB IDE

The assembly codes for the PIC microcontrollers used within the project are developed using MPLAB Integrated Development Environment. Figure 20 shows a screen dump of the MPLAB IDE software.

MPLAB IDE - C\DOCUME~1\HAMEDH~1\MYDOCU~1\UNIVER~1\PROJECT\MPLAB\RDS.PJT									<u>-0×</u>	
				ROTI RATI SFR 🗠	3					
🗃 c\/dcume~1\hamedh~1\mvdocu~1\univer~1\project\mplab\rds.asm										
Constanting of the local division of the	rlf	TRX BUF.1 : Rota	te left ond	e. in itself	•	SFR Name	Hex	Dec	Binaru	Char
	btfss	STATUS, C : Test	the carru	W	88	6	00000000			
	call	TRANSMIT 0 : is c	arru 0? tra	ansmit a Ø		tmr0	88	0	00000000	
	htfsc	STATUS, C				ontion rea	FF	255	11111111	1.1
	call	TRANSMIT 1 : Is c	arru 1? tra	ansmit a 1		DC1	87	167	10100111	
	decfsz	ITERATIONS.1 : Decr	ement itera	tion until it reaches	A	nclath	88	ß	88888888	
	anto	TRANSMIT BUE DATA			-	status	10	28	88811188	
	return					fer	88	9	88888888	
	. c.cui ii					norta	88		000000000	
						trica	3F	63	00111111	2
						north	88	0.5	00000000	
TRANSMI	те					trich	88	G	888888888	
innii inii	0011	DELAU 49EUS				CT 150	00		00000000	-
2		PDS PORT STONOL + TC 4	197 E biab			trico	EE	SEE	11111111	
	date	TRONEMIT 0 . No2	then leep i	until it goog bigb		LF15C		200	00000000	
	goto		chen loop t	Incli ic goes nign		porca	00	0	00000000	
	DC+	RDS_PORT, RDS_DHTH	; clear t	ine port bit, ø will be	modulate	trisa	FF	255	11111111	· ·
	return					porce	00	0	000000000	1 0.•e
						trise	07	1	00000111	
TRANSMI	1_1					intcon	ពព	U	00000000	
	call	DELAY_125US	and the second			pir1	88	9	00000000	•
	btfss	RDS_PORT,SIGNAL ; Is 1	187.5 high?			pie1	00	0	00000000	
	goto	TRANSMIT_1 ; No?	then loop u	until it goes high	and the second second	pir2	00	8	00000000	
	bsf	RDS_PORT, RDS_DATA	; Set the	e port bit, 1 will be m	nodulated 📊	pie2	00	0	00000000	0.40
	return					tmr11	00	0	00000000	-
						tnr1h	00	8	00000000	
						t1con	00	0	00000000	
					-1	tnr2	88	8	00000000	
4 101					E C	pr2	FF	255	11111111	
Concession of the local division of the loca						t2con	88	9	00000000	
Stack		_		LCD_VARS		sspbuf	88	8	00000000	. –
1	Return A	iddress:	· 4	2 GXPOLY HIGH	H'05' 🔺	sspcon	88	9	00000000	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
2	04A2	(call TRANSMIT 0)	- 4	3 GXPOLY LOW	H'B9'	sspcon2	88	9	00000000	
3	0330	(call TRANSMIT BUF )	DAT 3	F CRC BUE1	H'00' I	sspadd	88	6	00000000	
4	0327	(call TRANSMIT G0)	4	1 CRC BUF2	H. 00.	sspstat	88	0	00000000	
			4	5 CHAR HIGH	H' 88'	conr11	88	R	00000000	
				6 CHAR LOW	H'00'	conr1h	88	9	00000000	
				7 CHAR BUE	H'88'	contean	88	9	00000000	1 1
				7 95 8	H' 88'	resta	88	9	00000000	
					H'81'	typeg	88	G	00000000	
			- I		H'RA'	ROROA	AA	a	AAAAAAAA	
10 A			and plant in the second se			a name and a second				

Figure 20: MPLAB IDE software

This software facilitates assembly code debugging, and it enables communication with the programmer PICstart PLUS, which loads the program .HEX file into the PIC. The software has been tested on the hardware circuit and it performs all the required action. The EEPROM data is also restored after power-up if requested by the user

The main objectives of the project in this part are achieved. An easy to operate user-interface is implemented and PS name is obtained from the user and the cyclic redundancy checks are performed. The user is also informed of the transmitted PS via the LCD interface and he will have the opportunity to restore the PS name in case the unit is turned off and then on for any reason.

### 5.2. Orcad PSpice

PSpice is the design software by Cadence Ltd allowing simulation and synthesis of circuit diagrams. All the circuit diagrams in this report have been designed using Orcad Design.

### 5.3. Proteus Virtual Circuit Modelling

Proteus VSM is a mixed signal simulation environment allowing an extensive range of microcontrollers and devices to be used within functional blocks. It also enables the use of oscilloscope and signal generators so simulation of various signals within an embedded system environment is possible using this software. Because of high license costs, an evaluation model was used with a low code limit and component count however it helped design of the PIC and LCD units. Figure 21 shows the interface of Protues VSM.



Figure 21: Proteus VSM software interface

## 5.4. Easy PC

Easy PC is the "Printed Circuit Board" design software provided by Number One Systems Ltd. It enables design of various PCBs and it has a simple user interface allowing control over drill holes and component spacing. This software was used to design the PCB for the radio message source block.

## 6. RDS encoder block circuits

Circuit blocks are all made according to RBDS standard [1] and using the block diagram of figure 2 on page 7. The circuit diagrams and where relevant the input and output are shown.

#### 6.1. Radio Data Message source

The radio data message source as explained in section 4.4 is designed using PIC16F877 microcontroller and heavy duty push button switches. Pull-up resistors of 4k7 Ohms are used to limit the current on the PIC ports when switches are pushed down or when the 1187.5 signal goes high. An extra emergency battery holder, containing 3 AA batteries will be added to make sure that the module doesn't stop transmitting if disconnected for a short period of time. Figure 22 shows a picture of the data message source on breadboard and figure 23 shows the PCB design for this part of the encoder.



Figure 22: Data message source connected on breadboard



Figure 23: PCB design for the data message source block

#### 6.2. Differential encoder

Data from the PIC port is passed to a differential encoder. This block is explained in the section 2.6, extracted from the RBDS [1] standard. The flip-flop used is a Philips 74HC74 D-type positive edge-triggered flip-flop. Exclusive-OR function was implemented using a Fairchild DM74LS86 2-input gate. Figure 24 shows the PSpice diagram of the differential encoder.



Figure 24: Differential encoder

#### 6.3. Bi-phase symbol generator

The bi-phase symbol generator converts each bit to an odd pair of short pulses which are spaced one bit length. A "1" is converted to a +- pair, a "0" is converted to a -+ pair. The pulses are then passed through a 2<sup>nd</sup> Order Sallen-Key low-pass filter with a cosine-shaped transfer function. The combination of this filter and the inherent spectrum-shaping of the biphase scheme lead to a spectrum with a maximum near 1 kHz and zero amplitude at 0 and 2.4 kHz. Section 2.7 explains the theory behind bi-phase encoding. As delay and subtraction of short pulses is not possible in the flip-flops, another PIC microcontroller was used for generation and subtraction of data pulses, namely PIC16C622. The system is clocked with the 2375Hz clock generated from the divide-by-24 counter. The PIC starts of by polling for the 1187.5 clock. When this clock goes high, it also polls for the data line and output is decided based on table 5. In this case the previous input is zero as the input is only valid when the 1187.5 clock is high. The PIC generates the output pulse of short duration, about  $51\mu$ s, by taking an output port high, then pulling it low after the delay. When a negative pulse is to be generated, one of the PIC ports goes high, but the output is connected to a fast inverting amplifier circuit, using MC33171 Op-amp with slew rate of  $2V/\mu$ . The next time that the 2375 signal goes high, the 1187.5 is low so the input data is considered to be zero. The output is then decided to be the opposite of the previous output, according to table 6.

Input N	Previous Input	N-(N-1)
	(N-1)	output
+VE	0	+VE
-VE	0	-VE

Table 5: Output at 1187.5 data signal levels

Input N	Previous Input (N-1)	N-(N-1) output
0	+VE	-VE
0	-VE	+VE

Table 6: Output at 2375 zero pulse level

The following is an extract from the assembly code written for bi-phase symbol generation from the PIC.

poll11875	btfss goto return	PORTB,CLK11875 poll11875				
signal_pulse	btfss goto goto	PORTB, RDS PULSE_DOWN PULSE_HIGH				
poll2375	btfss goto return	PORTB, CLK2375 poll2375				
clear_pulse	btfsc goto goto	MEMORY,0 PULSE_DOWN PULSE_HIGH				
PULSE_HIGH	bsf call bcf bsf return	PORTB, PULSEHIGH DELAY_51US PORTB, PULSEHIGH MEMORY,0				
PULSE_DOWN	bsf call bcf bcf return	PORTB, PULSEDOWN DELAY_51US PORTB, PULSEDOWN MEMORY,0				





Figure 25: PIC16C622 for bi-phase symbol generation

Figure 26 shows the PSpice diagram of the inverting amplifier for negative pulse generation.



Figure 26: Inverting amplifier for negative pulses

#### 6.4. Shaping filter

Data from the bi-phase symbol generator must go through a shaping filter as explained in section 2.7. This is a raised cosine filter with 100% roll-off and cut-off frequency of 1187.5Hz. A 2<sup>nd</sup> order Sallen-Key was devised for this purpose. The component values are calculated to give a cut-off at 1187.5Hz frequency, thus giving

$$C_1 = \frac{\sqrt{2}}{R\omega_0}$$
 and  $C2 = \frac{1}{\sqrt{2}R\omega_0}$ 

where  $\omega_0$  is the cut-off frequency in radians. Using 10nf capacitors, R1 will be 18K9 Ohms and R2 will be 9k5 Ohms. Figure 27 shows a PSpice diagram of the shaping filter.



Figure 27: Shaping filter

#### 6.5. 57 kHz signal generator

The RDS data has to be modulated with the FM signal and hence it needs to be clocked. The RDS carrier is at 57 kHz while the only signal available from the station stereo coder is the 19 kHz pilot tone. In order to generate a 57 kHz carrier in phase with the 19 kHz pilot tone, it is possible to use a filter to find the 3<sup>rd</sup> harmonic. This would need many active components and would require considerable phase compensation. As the 19 kHz pilot tone is a square wave, it can be fed into a Schmidt trigger circuit, then using a phase-locked-loop to generate a 57 kHz signal from the 3<sup>rd</sup> harmonic. A dedicated PLL chip, HC4046B by ST, is used and the voltage controlled oscillator's output is then fed into a divide-by-3 circuit.

Divide-by-3 part of the PLL is implemented using a pre-settable counter, HCC4018B, and 2 NAND-gates, on HCF4011B. Figure 28 shows the oscilloscope display of this division. It is not possible to get a 50% duty cycle from the circuit because of the configuration of the gates, but as PLL is edge-triggered, this causes no problems for the system.



Figure 28: Divide-by-3 waveform

Using a few variable resistors at the VCO input and the R1 input on pin 11 it is possible to get a 57 kHz signal with less than 0.05% variation at times, which is due to variations in the 19 kHz signal input. Figure 29 shows a PSpice diagram of the complete PLL and divide-by-3 circuit.



Figure 29: PLL and divide-by-3 circuit

Figure 30 shows the oscilloscope waveform of the 19 kHz input and the 57 kHz output of the PLL circuit.



Figure 30: PLL waveform

### 6.6. Divide-by-24 counter

In order to generate the 2375 Hz signal for the bi-phase signal generator, the 57 kHz signal must be divided by 24. This is done in two stages using HCF4018B divide-by-N counters, dividing by 6 at the first stage, and dividing the output by 4 at the second stage. This signal is then used to clock the PIC for the bi-phase symbol generator. Divide-by-24 stage does not require any extra gates or components as the dividers allow straight division for even numbers. Figure 31 shows the PSpice diagram of the divide-by-24 circuit.



Figure 31: Divide-by-24 counter

Figure 32 shows the oscilloscope waveform of the divide-by-24 circuit. There is no phase shift introduces as result of this division.



Figure 32: Divide-by-24 waveform

Figure 33 shows the circuit configuration for the PLL and divide-by-24 blocks.



Figure 33: PLL and divide-by-24 circuits

#### 6.7 Divide-by-2 counter

In order to generate the 1187.4 Hz clock for data output from the message source, the 2375 has to be divided by 2. This is done by using a simple DM74LS393N counter. Figure 34 shows the PSpice diagram of the circuit configuration.



Figure 34: Divide-by-2 counter

Figure 35 displays the waveform output for the complete 57 kHz division to generate the 1187.5 Hz signal.



Figure 35: Divide-by-2 waveform

#### 6.8. Modulation

The RDS bi-phase filtered symbols are modulated into the FM signal using double sideband suppressed carrier method. The carrier is generated using the 57 kHz clock generated by the PLL circuit. This is a square wave and it is converted to a sinusoidal wave for use by the modulator. This conversion is done by using an L-C tuned circuit with a centre frequency of 57 kHz. As the current drawn by the modulator is very little there is no need for transistor biasing. Figure 36 shows the PSpice diagram of the square-to-sinusoidal converter.



Figure 36: Square-to-sinusoidal wave converter

The output can be adjusted using the trimmer until the two waves or completely in-phase. Figure 37 shows the oscilloscope waveform output for the square-to sinusoidal waveform converter.



Figure 37: Square-to-sinusoidal waveform

Modulation of the data with the carrier is done using AD633 chip from Analog Devices. It is a low cost analogue multiplier which uses two external capacitors for double sideband suppressed carrier modulation. Figure 38 shows the circuit configuration of the modulator.



Figure 38: Modulator

Figure 39 displays the oscilloscope waveform of the modulator output, the input is a pure sine wave for demonstration purposes.



Figure 39: Modulator waveform

Figure 40 shows the complete modulator block and square-to sinusoidal converter circuit and the inverting regulator on breadboard.



Figure 40: Modulator circuit

#### 6.9 Power supply

Most of the components and circuits in the unit require 0V and +5V supplies. The modulator and inverting amplifier and filtering circuits operate in the range of -12V to +12V. Therefore a 12V, 400 mA adaptor is purchased to provide regulated DC power from mains. For the circuits requiring +5V supply, a positive voltage regulator is used to provide regulated DC voltages. Figure 41 shows the PSpice diagram of circuit configuration of the regulator.



Figure 41: Positive voltage regulator

The -12V voltage is provided using LT1054 from Linear Technology, a switched capacitor voltage converter with regulator. It simply inverts the input voltage and uses two 100  $\mu$ F capacitors. Figure 42 shows the PSpice diagram of the circuit configuration for the voltage inverter.



Figure 42: voltage inverter

## 7. Conclusions and future work

### 7.1 Objectives and achievements

The initial objectives of the project and achievements are discussed within this section.

Objective A) Provide RDS data stream for transmission.

This requirement has been fully met as the complete data message source unit has been designed and tested according to RBDS standard [1]. Valid data is output from the complete encoder circuit.

Objective B) Complete the real time control software.

This objective has been fully achieved as the control software completes the CRC error detections and then outputs the data at the right frequency when the 1187.5 signal goes high.

Objective C) Design and build a stand-alone RDS encoder circuit within budget

This objective is achieved based on the fact that all the functional modules and circuits are tested and synthesized. The PCB design for the data message source has been completed but the PCBs for the rest of the encoder circuits have not been completed yet. One of the obstacles in the design has been the lack of PCB auto-routing software that enables PCB design from schematic diagrams. Table 7 shows the bill for the complete list of components. It can be verified that the whole system has been built with a budget much less than  $3^{rd}$  year project budgets, £100. The only part that has not yet been purchased is a PCB rack for the system which will cost no more than £20.

Component	Quantity	Cost
Trimod LCD 16x2	1	£10.38
Push button switch	3	£14.04
PIC 16F877 MCU	1	£8.72
10 MHz crystal	2	£5.24
4018 Counter	3	£1.48
Power switch	1	£1.71
4046 PLL	1	£0.48
Emergency battery holder	1	£1.14
Inverting regulator	1	£4.06
Modulator	1	£0.95
PIC 16C622	1	£4.78
Regulator	2	£0.87
DC adaptor	1	£7.99
Misc. components	-	£5.00
Total	£66.	84

Table 7	7: Pro	oject	com	ponent	purchase	price
					1	

### 7.2 Future work and improvements

The work to be done in the future includes designing PCBs for the rest of the module and mounting the components. Another task to be completed is extraction of the 19 kHz pilot-tone from the stereo-coder and feeding it into the system. The final task is to test the system on-air, when RARE FM launches officially in spring 2004.

## 8. Appendix

#### A. RDS.asm

LCD\_DATA

list p=16f877 ; list directive to define processor #include <pl6f877.inc> ; processor specific variable definitions

\_\_CONFIG\_CP\_OFF & \_WDT\_OFF & \_BODEN\_OFF & \_PWRTE\_ON & \_XT\_OSC & \_WRT\_ENABLE\_ON & \_LVP\_OFF & \_DEBUG\_OFF & \_CPD\_OFF

#### ;\*\*\*\*\* VARIABLE DEFINITIONS

EQU

PORTB

LCD_DATA LCD_CTRL SWITCH_PORT RDS_PORT	EQU EQU EQU EQU	PORTB PORTE PORTD ; PORTC ;	Switches The 1187.5Hz signal input & RDS output port
; PORT E, LCD o RS RW E	control EQU EQU EQU	bits 0 ; 1 ; 2 ;	LCD Register-Select control line LCD Read/Write control line LCD Enable control line
;PORT C, RDS da RDS_DATA SIGNAL	ata stre EQU EQU	am output 7     ; 6     ;	RDS data stream output, to be transmitted 1187.5 signal
LCD_BYTE	EQU	0x20 ;	temporary register store for character byte to be sent
CNT_DELAY1	EQU	0x21 ;	temporary count register for 125 microsecond delay
CNT_DELAY2 routines	EQU	0x22 ;	temporary count register 5 and 30 millisecond delay
CNT_DELAY3 LCD_TEMP CHAR_TEMP	EQU EQU EQU	0x23 ; 0x24 ; 0x25 ;	Temporary count for long delay Temporary register for LCD_BUSY function Temporary storage for character comparisons
MS5 MS30 US125 LCD_LINE1 LCD_LINE2	EQU EQU EQU EQU EQU	0x27 ; 0xe7 ; 0x2a ; 0x00 ; 0x40 ;	value to give a 5 millisecond delay in delay loop value to give a 30 millisecond delay in delay loop value to give a 125 microsecond delay in delay loop Address of character 1, Line 1 Address of character 1, line 2
PS_1 PS_2 PS_3 PS_4 PS_5 PS_6 PS_6 PS_7 PS_8	EQU EQU EQU EQU EQU EQU EQU	0x30 ; 0x31 0x32 0x33 0x34 0x35 0x36 0x37	Registers to store the 8 character PS
CHARACTER MAX_CHAR MIN_CHAR DECISION POSITION	EQU EQU EQU EQU EQU	0x38 ; 0x39 ; 0x3a ; 0x3b ; 0x3c ;	Character to be displayed and changed on LCD The upper limit of the transmittable character range The lower limit of the transmittable character range The storage for user decision Position of the character on the LCD
CRC_HIGH CRC_LOW CRC_BUF1 CRC_BUF2 GXPOLY_HIGH GXPOLY_LOW ITERATIONS CHAR_HIGH CHAR_LOW CHAR_BUF	EQU EQU EQU EQU EQU EQU EQU EQU EQU	0x3d ; 0x3e 0x3f 0x41 0x42 0x43 0x44 0x45 0x46 0x47	CRC calculation registers
CHCKWRD_0_HIGH CHCKWRD_0_LOW CHCKWRD_1_HIGH CHCKWRD_1_LOW CHCKWRD_2_HIGH CHCKWRD_2_LOW CHCKWRD_3_HIGH	EQU EQU EQU EQU EQU EQU EQU	0x48 ; 0x49 0x4a 0x4b 0x4c 0x4d 0x4e	PS checkwords for 4 different groups

CHCKWRD	_3_LOW	EQU 0x	4f	
PI_LOW PI_HIGH PI_CHCK PI_CHCK PI_CHCK PI_CHCK	1_LOW 1_HIGH 3_LOW 3_HIGH	EQU         0x           EQU         0x	50 ; 51 52 ; 53 54 ; 55	PI words PI checkword with offset A for first block PI checkword with offset C' for third block
BLCK2_0 BLCK2_0 BLCK2_0 BLCK2_0	HIGH LOW CHK_LOW CHK_HIGF	EQU 0x EQU 0x EQU 0x H EQU 0x	56 ; 57 58 59	Block 2 data, first group
BLCK2_1 BLCK2_1 BLCK2_1 BLCK2_1	HIGH LOW CHK_LOW CHK_HIGH	EQU 0x EQU 0x EQU 0x H EQU 0x	5a ; 5b 5c 5d	Block 2 data, second group
BLCK2_2 BLCK2_2 BLCK2_2 BLCK2_2	HIGH LOW CHK_LOW CHK_HIGH	EQU 0x EQU 0x EQU 0x H EQU 0x	5e ; 5f 60 61	Block 2 data, third group
BLCK2_3 BLCK2_3 BLCK2_3 BLCK2_3	HIGH LOW CHK_LOW CHK_HIGH	EQU 0x EQU 0x EQU 0x H EQU 0x	;62 ; ;63 ;64 ;65	Block 2 data, fourth group
TRX_BUF		EQU 0x	66 ;	Data buffer, for bit-by-bit ouput
;*****	* * * * * * * *	* * * * * * * * * * *	*****	*********
RESET	org goto	0x00 START		
START				
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	clrf clrf clrf clrf clrf clrf clrf clrf	STATUS PORTE PORTB PORTC PORTD STATUS, RE TRISA TRISE TRISE 0x40 TRISC INTCON OPTION_REC	; ; ; ?0 ; ; ; ; ; ; ; ;	Do initialization, Select bank 0 ALL PORT output should output Low LCD data Port RDS signal IO port Switch port Select bank 1 just to save power! PORT E output RB7-0 outputs clear TRISC, apart from bit6 for 1187.5 input
; ;	movlw	0xFF	;	disable pull-ups on port B
;;;	bcf	STATUS, RE	; 00	Select bank 0
;	call	STORE_CONS	STANT_DA	ATA
;	call	INIT_LCD	;	Initialise the LCD
; ; ;	movlw call call	LCD_LINE1 SET_ADDR GREETING	; ;	LCD set on Line 1, character 1 Greets the USER
;	call	LONG_DELAY	ľ	
; ;	movlw call call	LCD_LINE2 SET_ADDR INTRODUCE	;	LCD set on Line 2, character 1
;	call	LONG_DELAY	Ľ	
;	call	LCD_CLEAR	;	clear display
; ; ;	movlw call call	LCD_LINE1 SET_ADDR DECIDE	; ;	LCD set on line 1, character 1 Makes decision
;	call	LONG_DELAY	Y	
; ; ;	movlw call call	LCD_LINE2 SET_ADDR QUESTION	;	LCD set on Line 2, character 1
; ;	call call	CHECK_SWIT SWITCH_DEI	ICH ; LAY	Check for answer

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	call movlw call btfsc call call	LCD_CLEAR LCD_LINE1 SET_ADDR DECISION,0 GET_PS SWITCH_DELAY	;;;	LCD cleared, line1 Skip to restore previous settings Get and store the new PS
;	call	RESTORE_PS	;	Restore PS from EEPROM
; ; ; ;	call movlw call call call	LCD_CLEAR LCD_LINE1 SET_ADDR CRC_BUSY LONG_DELAY	;	LCD displays that CRC is being calculated
	call call movlw call call	CRC_CALC LCD_CLEAR LCD_LINE1 SET_ADDR TRANSMIT_DISPLA	;	calculate the CRC checkword values
	movlw call call	LCD_LINE2 SET_ADDR DISPLAY_PS	;	Display the transmitted PS
	qoto	TRANSMIT	;	Transmit the RDS groups

#### 

STORE_CONSTANT_	_DATA ;	;	stores the values of constants for transmission
movlw movwf	0xc0 ; PT HIGH	;	Move 11000000 to PI upper register
movlw movvf	0x00 ; PI_LOW	;	Move 00000000 to PI lower register
moviw movwf moviw	DX00 PI_CHCK1_HIGH ; 0xd5 PI_CHCK1_LOW	;	PI checkword with offset A for first block
movwf	0x03 PI CHCK3 HIGH ;	;	PI checkword with offset C' for third block
movlw movwf	0x79 PI_CHCK3_LOW		
movlw movwf movlw	0x08 ; BLCK2_0HIGH 0x08 BLCK2_0LOW	;	Block2 data for the first group
movw movlw movwf movlw	0x01 BLCK2_0CHK_HIGH 0xc2 BLCK2_0CHK_LOW		; Checkword with offset B
movlw movwf movlw	0x08 ; BLCK2_1HIGH 0x09	;	Block2 data for the second group
movwf movlw movwf movlw	BLCK2_1LOW 0x00 ; BLCK2_1CHK_HIGH 0x6b	;	Checkword with offset B
movwi	BLCK2_1CHK_LOW		
movlw movwf movlw	0x08 ; BLCK2_2HIGH 0x0a	;	Block2 data for the third group
movwf movlw movwf movlw	BLCK2_2LOW 0x02 ; BLCK2_2CHK_HIGH 0xb0 BLCK2_2CHK_LOW	;	Checkword with offset B
movlw movwf movlw	0x08 ; BLCK2_3HIGH 0x0f PLCK2_3LOW	;	Block2 data for the fourth group
movlw movlw	0x00 ; BLCK2_3CHK_HIGH	;	Checkword with offset B

movlw 0x58 movwf BLCK2\_3CHK\_LOW

#### return

;*****;; ; INIT_; ;*****;;	******** _LCD ********	**************************************	**************************************
	call	DELAY_30MS	
	movlw call call	0x38 LCD_CMND DELAY_5MS	; 8-bit-interface, 2-lines 0b00111000
	movlw call call	0x38 LCD_CMND DELAY_125US	; 8-bit-interface, 2-lines 0b00111000
	movlw call call	0x38 LCD_CMND DELAY_125US	; 8-bit-interface, 2-lines 0b00111000
	movlw call call	0x0f LCD_CMND DELAY_5MS	; display On, curser On, blink On Ob00001111
	movlw call	0x01 LCD_CMND	; display clear, 0b0000001

return

GREETING

moviw	'0'
call	LCD_CHAR
movlw	'C'
call	LCD_CHAR
movlw	'L'
call	LCD_CHAR
movlw	
call	LCD_CHAR
movlw	
call	LCD_CHAR
movlw	'R'
call	LCD_CHAR
movlw	'D'
call	LCD_CHAR
movlw	'S'
call	LCD_CHAR
movlw	
call	LCD_CHAR
movlw	'E'
call	LCD_CHAR
movlw	'N'
call	LCD_CHAR
movlw	'C'
call	LCD_CHAR
movlw	'0'
call	LCD_CHAR
movlw	'D'
call	LCD_CHAR
movlw	'E'
call	LCD_CHAR
movlw	'R'
call	LCD_CHAR
return	

INTRODUCE

movlw	'B'
call	LCD_CHAR
movlw	'Y'
call	LCD_CHAR
movlw	
call	LCD_CHAR
movlw	'Η'
call	LCD_CHAR
movlw	'A'
call	LCD_CHAR
movlw	'M'
call	LCD_CHAR
movlw	'E'
call	LCD_CHAR
movlw	'D'
call	LCD_CHAR
movlw	
call	LCD_CHAR
movlw	'Η'
call	LCD CHAR

movlw	'A'
call	LCD_CHAR
movlw	'D'
call	LCD_CHAR
movlw	'D'
call	LCD_CHAR
movlw	'A'
call	LCD_CHAR
movlw	'D'
call	LCD_CHAR
movlw	'I'
call	LCD_CHAR
return	

DECIDE

movlw	'R'
call	LCD CHAR
movlw	'E'
call	LCD CHAR
movlw	'S'
call	LCD_CHAR
movlw	'T'
call	LCD_CHAR
movlw	'0'
call	LCD_CHAR
movlw	'R'
call	LCD_CHAR
movlw	'E'
call	LCD_CHAR
movlw	1 1
call	LCD_CHAR
movlw	'S'
call	LCD_CHAR
movlw	'E'
call	LCD_CHAR
movlw	'T'
call	LCD_CHAR
movlw	'T'
call	LCD_CHAR
movlw	'I'
call	LCD_CHAR
movlw	'N '
call	LCD_CHAR
movlw	'G'
call	LCD_CHAR
movlw	'S'
call	LCD_CHAR
return	

QUESTION

movlw	'Y'
call	LCD_CHAR
movlw	'E'
call	LCD_CHAR
movlw	'S'
call	LCD_CHAR
movlw	'/'
call	LCD_CHAR
movlw	' N '
call	LCD_CHAR
movlw	'0'
call	LCD_CHAR
movlw	'?'
call	LCD_CHAR
return	

; Polls switches for decision to restore setting SWITCH\_PORT,0 D0\_SET SWITCH\_PORT,1 D1\_SET

CHECK_S GET_IT	WITCH btfsc call btfsc call btfss	SWITCH_PORT,0 D0_SET SWITCH_PORT,1 D1_SET SWITCH_PORT,2	;	Polls	switches	for	decision	to	resto
	goto movf andlw btfsc goto return	GET_IT DECISION,W 0xff STATUS,Z GET_IT	;;;	Check withou if yes	if D2 is ut making s, loop un	not a ( ntil	pressed decision decision	is	made

D0\_SET

call SWITCH_DELAY movlw 0x48 call SET_ADDR ; LCD set on Line 2, characte		
movilue INI	er 9	
Call LCD CHAR		
movlw '0'		
call LCD_CHAR		

```
. .
        movlw
        call
                LCD_CHAR
        movlw
                0 \times 1
                DECISION
        movwf
        return
D1_SET
        call
                SWITCH_DELAY
        movlw
                0x48
                SET_ADDR
                                 ; LCD set on Line 2, character 9
        call
        movlw
                'Y'
        call
                LCD_CHAR
        movlw
                'E'
        call
                LCD_CHAR
        movlw
                 'S'
                LCD_CHAR
        call
        movlw
                0x2
                DECISION
        movwf
        return
PS_REQUEST
        movlw
                 'E'
                LCD_CHAR
        call
                 'N'
        movlw
        call
                LCD_CHAR
        movlw
                 ' T
        call
                LCD_CHAR
        movlw
                 'E'
                LCD_CHAR
        call
        movlw
                 'R
                LCD_CHAR
        call
        movlw
        call
                LCD_CHAR
        movlw
                'P'
        call
                LCD_CHAR
                 'S'
        movlw
                LCD_CHAR
        call
        movlw
                 ':'
        return
GET_PS
        call
                PS_REQUEST
                                 ; ask for PS to be entered
        movlw
        movwf
                MIN_CHAR
                                 ; set the lower boundary
        movlw
                 ' Z '
                MAX_CHAR
        movwf
                                 ; set the upper boundary
        movlw
                0x40
                                 ; Set position, line 2 character 0
                POSITION
        movwf
        call
                SET_ADDR
                 'A
        movlw
        movwf
                CHARACTER
        call
                LCD_CHAR
        call
                GET_PS1
        movwf
                PS_1
                                 ; store in variable
                STATUS, RP1
        bsf
                                 ; Store in EEPROM
        bsf
                STATUS, RPO
        btfsc
                EECON1,WR
                                 ; Make sure there is no other WRITE in progress
        call
                DELAY_5MS
        bcf
                STATUS, RPO
                                 ; Write data and destination
        movwf
                EEDATA
        movlw
                0 \times 00
                EEADR
        movwf
        bsf
                STATUS, RPO
        bcf
                EECON1, EEPGD
        bsf
                EECON1,WREN
        movlw
                0x55
                EECON2
        movwf
        movlw
                0xaa
                EECON2
        movwf
        bsf
                EECON1,WR
        bcf
                EECON1,WREN
        clrf
                STATUS
                                 ; Select bank 0
        call
                SWITCH_DELAY
        movlw
                0x41
                                 ; Set position, line 2 character 1
        movwf
                POSITION
        movf
                CHARACTER,0
        call
                LCD_CHAR
        call
                GET_PS2
                                 ; store in variable
; Store in EEPROM
                PS 2
        movwf
        bsf
                STATUS, RP1
                STATUS, RPO
        bsf
        btfsc
                EECON1,WR
                                 ; Make sure there is no other WRITE in progress
        call
                DELAY_5MS
        bcf
                STATUS, RPO
        movwf
                EEDATA
```

movlw 0x01 movwf EEADR STATUS, RPO bsf EECON1, EEPGD bcf EECON1, WREN bsf movlw 0x55movwf EECON2 movlw 0xaa movwf EECON2 EECON1,WR bsf EECON1, WREN bcf clrf STATUS ; Select bank 0 call SWITCH\_DELAY ; Set position, line 2 character 2 movlw 0x42 POSITION movwf movf CHARACTER,0 call LCD\_CHAR call GET\_PS3 movwf PS\_3 ; store in variable bsf STATUS, RP1 ; Store in EEPROM STATUS, RPO bsf btfsc EECON1,WR ; Make sure there is no other WRITE in progress call DELAY\_5MS bcf STATUS, RPO movwf EEDATA movlw 0x02 movwf EEADR bsf STATUS, RPO EECON1, EEPGD bcf bsf EECON1, WREN movlw 0x55movwf EECON2 movlw 0xaa EECON2 movwf bsf EECON1,WR bcf EECON1, WREN clrf STATUS ; Select bank 0 call SWITCH\_DELAY movlw 0x43 ; Set position, line 2 character 3 movwf POSITION movf CHARACTER,0 LCD\_CHAR call call GET\_PS4 movwf PS\_4 ; store in variable bsf STATUS, RP1 ; Store in EEPROM STATUS, RPO EECON1, WR bsf btfsc ; Make sure there is no other WRITE in progress call DELAY\_5MS bcf STATUS, RPO movwf EEDATA movlw 0x03movwf EEADR bsf STATUS, RPO bcf EECON1, EEPGD bsf EECON1, WREN movlw 0x55movwf EECON2 movlw 0xaa EECON2 movwf EECON1,WR bsf EECON1, WREN bcf clrf STATUS ; Select bank 0 call SWITCH\_DELAY ; Set position, line 2 character 4 movlw 0x44POSITION movwf movf CHARACTER,0 LCD\_CHAR call call GET\_PS5 movwf PS\_5 ; store in variable STATUS, RP1 bsf ; Store in EEPROM bsf STATUS, RPO EECON1,WR ; Make sure there is no other WRITE in progress btfsc call DELAY\_5MS bcf STATUS, RPO movwf EEDATA movlw 0x04 EEADR movwf bsf STATUS, RPO EECON1, EEPGD bcf EECON1, WREN bsf movlw 0x55EECON2 movwf movlw 0xaa

movwf bsf bcf clrf	EECON2 EECON1,WR EECON1,WREN STATUS	;	Select bank 0
call	SWITCH_DELAY		
movlw movwf call call	0x45 POSITION CHARACTER,0 LCD_CHAR GET_PS6	;	Set position, line 2 character 5
movwf bsf	PS_6 STATUS, RP1	; ;	store in variable Store in EEPROM
btfsc call bcf	EECON1,WR DELAY_5MS STATUS,RP0 FEDATA	;	Make sure there is no other WRITE in progress
movlw movwf bsf bsf movlw movlw	DEDITION DX05 EEADR STATUS, RP0 EECON1, EEPGD EECON1, WREN 0x55 EECON2 0x22		
movvf bsf bcf	EECON2 EECON1,WR EECON1,WREN		Colort have a
call	STATUS SWITCH_DELAY	'	Select Dank U
movlw movwf movf call	0x46 POSITION CHARACTER,0 LCD_CHAR CFT_PS7	;	Set position, line 2 character 6
movwf bsf	PS_7 STATUS, RP1	; ;	store in variable Store in EEPROM
bsf btfsc call bcf movwf movwf bsf bcf bsf movlw movwf movvwf movvwf bsf bcf bcf bcf bcf	STATUS, RP0 EECON1, WR DELAY_5MS STATUS, RP0 EEDATA 0x06 EEADR STATUS, RP0 EECON1, EEPGD EECON1, WREN 0x55 EECON2 0xaa EECON1, WR EECON1, WREN CENDUG	;	Make sure there is no other WRITE in progress
cirt	STATUS	;	Select bank 0
movlw movwf call	0x47 POSITION CHARACTER,0 LCD_CHAR CET DS9	;	Set position, line 2 character 7
movwf bsf	PS_8 STATUS, RP1	; ;	store in variable Store in EEPROM
btfsc call bcf movwf movlw movlw movlw movlw movlw movlw movlw movvf bsf	EECON1, WR DELAY_5MS STATUS, RP0 EEDATA 0x07 EEADR STATUS, RP0 EECON1, EEPGD EECON1, WREN 0x55 EECON2 0xaa EECON2 Dxaa EECON2	;	Make sure there is no other WRITE in progress
bcf clrf	EECON1, WREN STATUS	;	Select bank 0

return

```
SWITCH_PORT,0 ; Increment Character if Switch 0 pressed
GET PS1 btfsc
        call
                CHAR UP
                SWITCH_PORT,1
        btfsc
                               ; Decrement Character if Switch 1 pressed
        call
                CHAR_DOWN
        btfss
                SWITCH_PORT, 2
        goto
                GET_PS1
        return
GET_PS2 btfsc
                SWITCH_PORT,0
        call
                CHAR_UP
        btfsc
                SWITCH_PORT,1
        call
                CHAR_DOWN
        btfss
                SWITCH_PORT,2
        goto
                GET_PS2
        return
GET_PS3 btfsc
                SWITCH_PORT,0
        call
                CHAR_UP
        btfsc
                SWITCH_PORT,1
        call
                CHAR_DOWN
                SWITCH PORT, 2
        btfss
        goto
                GET_PS3
       return
GET_PS4 btfsc
                SWITCH_PORT,0
        call
                CHAR UP
                SWITCH PORT,1
        btfsc
        call
                CHAR DOWN
                SWITCH_PORT, 2
        btfss
        goto
                GET_PS4
        return
GET_PS5 btfsc
                SWITCH_PORT,0
                CHAR_UP
SWITCH_PORT,1
        call
        btfsc
                CHAR_DOWN
        call
        btfss
                SWITCH_PORT, 2
        goto
                GET_PS5
        return
GET PS6 btfsc
                SWITCH_PORT,0
        call
                CHAR_UP
        btfsc
                SWITCH_PORT,1
                CHAR_DOWN
        call
        btfss
                SWITCH_PORT, 2
        goto
                GET_PS6
        return
GET_PS7 btfsc
                SWITCH_PORT,0
                CHAR_UP
        call
        btfsc
                SWITCH_PORT,1
        call
                CHAR_DOWN
        btfss
                SWITCH_PORT,2
        qoto
                GET_PS7
        return
GET_PS8 btfsc
                SWITCH_PORT,0
        call
                CHAR_UP
        btfsc
                SWITCH_PORT,1
        call
                CHAR_DOWN
                SWITCH_PORT, 2
        btfss
                GET PS8
        goto
        return
CHAR_UP
        call
                SWITCH DELAY
                                ; set display position
        movf
                POSITION,0
                SET ADDR
        call
        movf
                CHARACTER, 0
                                ; move character to W register
        call
                                ; check if reached the upper boundary
                check_max
                CHARACTER,0
        movf
        call
                LCD_CHAR
        return
check_max
                                ; it checks mor the upper character ; store the character locally
                CHAR_TEMP
        movwf
        movf
                MAX_CHAR,0
                                ; now move MAX_CHAR to W register
        subwf
                CHAR_TEMP,0
                                ; subtract the two files
        btfsc
                STATUS,Z
                                ; Is the result zero?? then we reached maximum
        goto
                SET2MAX
                                ; keep the character as it is
                INCREMENT
        goto
                                ; if not reached the max, increment the character
SET2MAX
        movf
                MAX_CHAR,0
                                ; Keep MAX_CHAR as the character of chioce
        return
```

```
INCREMENT
```

```
incf
                 CHARACTER, 1
                                   ; increment the character
        return
CHAR_DOWN
                 SWITCH_DELAY
        call
        movf
                 POSITION,0
                                  ; set display position
        call
                 SET_ADDR
        movf
                 CHARACTER,0
                                  ; move character to W register
                                  ; check if reached the lower boundary
        call
                 check_min
CHARACTER,0
        movf
        call
                 LCD_CHAR
        return
check_min
                                   ; it checks mor the lower character
                 CHAR_TEMP
MIN_CHAR,0
                                  ; store the character locally
; now move MIN_CHAR to W register
; subtract the two files
        movwf
        movf
        subwf
                 CHAR_TEMP,0
        btfsc
                 STATUS, Z
                                   ; Is the result zero?? then we reached minimum
        goto
                 SET2MIN
                                   ; keep the character as it is
        goto
                 DECREMENT
                                   ; if not reached the min, decrement the character
SET2MIN
        movf
                 MIN_CHAR,0
                                  ; Keep MIN_CHAR as the character of chioce
        return
DECREMENT
        decf
                 CHARACTER, 1
                                   ; decrement the character
        return
RESTORE_PS
                                   ; Restore the PS characters from EEPROM
        bsf
                 STATUS, RP1
        bcf
                 STATUS, RPO
        movlw
                 0 \times 00
                 EEADR
        movwf
        bsf
                 STATUS, RPO
                 EECON1, EEPGD
EECON1, RD
        bcf
        bsf
        bcf
                 STATUS, RPO
        movf
                 EEDATA,0
        clrf
                 STATUS
        movwf
                 PS 1
        call
                 SWITCH_DELAY
        bsf
                 STATUS, RP1
        bcf
                 STATUS, RPO
        movlw
                 0x01
        movwf
                 EEADR
        bsf
                 STATUS, RPO
                 EECON1, EEPGD
EECON1, RD
        bcf
        bsf
        bcf
                 STATUS, RPO
        movf
                 EEDATA,0
        clrf
                                  ; Select bank 0
                 STATUS
        movwf
                 PS_2
        call
                 SWITCH_DELAY
                 STATUS, RP1
        bsf
                 STATUS, RPO
        bcf
        movlw
                 0 \times 02
        movwf
                 EEADR
        bsf
                 STATUS, RPO
        bcf
                 EECON1, EEPGD
                 EECON1, RD
STATUS, RP0
        bsf
        bcf
        movf
                 EEDATA,0
        clrf
                                  ; Select bank 0
                 STATUS
        movwf
                 PS_3
        call
                 SWITCH_DELAY
                 STATUS, RP1
        bsf
                 STATUS, RPO
        bcf
        movlw
                 0 \ge 0 \ge 3
        movwf
                 EEADR
        bsf
                 STATUS, RPO
        bcf
                 EECON1, EEPGD
                 EECON1, RD
STATUS, RP0
        bsf
        bcf
        movf
                 EEDATA,0
        clrf
                                  ; Select bank 0
                 STATUS
        movwf
                 PS_4
                 SWITCH_DELAY
        call
```

STATUS, RP1 bsf STATUS, RPO bcf movlw 0x04 movwf EEADR bsf STATUS, RPO bcf EECON1, EEPGD bsf EECON1, RD STATUS, RP0 bcf EEDATA,0 movf clrf STATUS ; Select bank 0 movwf PS\_5 SWITCH\_DELAY call STATUS, RP1 bsf bcf STATUS, RPO movlw 0x05 movwf EEADR bsf STATUS, RPO bcf EECON1, EEPGD bsf EECON1, RD STATUS, RP0 bcf EEDATA,0 movf clrf STATUS ; Select bank 0 movwf PS\_6 call SWITCH\_DELAY bsf STATUS, RP1 bcf STATUS, RPO movlw 0x06 movwf EEADR bsf STATUS, RPO EECON1, EEPGD EECON1, RD STATUS, RP0 bcf bsf bcf movf EEDATA,0 clrf STATUS ; Select bank 0 PS\_7 SWITCH\_DELAY movwf call bsf STATUS, RP1 bcf STATUS, RPO movlw  $0 \times 07$ movwf EEADR bsf STATUS, RPO EECON1, EEPGD EECON1, RD STATUS, RP0 bcf bsf bcf movf EEDATA,0 clrf STATUS ; Select bank 0 movwf PS\_8 SWITCH\_DELAY call return CRC\_BUSY 'C' movlw LCD\_CHAR call movlw LCD\_CHAR call

movlw 'C' call LCD\_CHAR movlw 1 1 LCD\_CHAR call ירי movlw LCD\_CHAR call movlw 'A' call LCD\_CHAR movlw 'L' call LCD\_CHAR movlw 'C' LCD\_CHAR 'U' call movlw LCD\_CHAR call movlw 'L call LCD\_CHAR movlw 'A' LCD\_CHAR 'T' call movlw LCD\_CHAR call movlw 'I' call LCD\_CHAR movlw '0' LCD\_CHAR call

' N

movlw

```
call LCD_CHAR
movlw '.'
call LCD_CHAR
return
```

CRC_CAL	ЪС		;	CheckWord calculation for the PS
	call call call call return	CRC_0 CRC_1 CRC_2 CRC_3	;;;;	PS_1 and PS_2, for first transmission group PS_3 and PS_4, for second transmission group PS_5 and PS_6, for third transmission group PS_7 and PS_8, for fourth transmission group
CRC_0		DG 1 0	;	Calculate the checkword for the first PS block
	movi movwf	PS_1,0 CHAR_HIGH	;	move PS_1 to the upper working register
	movf movwf	PS_2,0 CHAR_LOW	;	move PS_2 to the lower working register
	call call	CRC_INIT CRC_GEN	;;	Initialise the registers Calculate CRC
	movf xorlw movwf movf xorlw movwf return	CRC_HIGH,0 0x01 CHCKWRD_0_HIGH CRC_LOW,0 0xb4 CHCKWRD_0_LOW	;;;;;;;	Load W with CRC upper part Add upper part of offset D Store in Checkword upper part Load W with CRC lower part Add lower part of offset D Store in Checkword lower part
CRC_1	-		;	Calculate the checkword for the second PS block
	movf movwf	PS_3,0 CHAR_HIGH	;	move PS_3 to the upper working register
	movf movwf	ps_4,0 Char_low	;	move PS_4 to the lower working register
	call	CRC_INIT	;	Initialise the registers
	movf xorlw	CRC_HIGH,0 0x01	; ; ;	Load W with CRC upper part Add upper part of offset D
	movwi movf xorlw movwf return	CHCKWRD_1_HIGH CRC_LOW,0 0xb4 CHCKWRD_1_LOW	;;;;	Store in Checkword upper part Load W with CRC lower part Add lower part of offset D Store in Checkword lower part
CRC_2	-		;	Calculate the checkword for the third PS block
	movi movwf	PS_5,0 CHAR_HIGH	;	move PS_5 to the upper working register
	moví movwf	PS_6,0 CHAR_LOW	;	move PS_6 to the lower working register
	call call	CRC_INIT CRC_GEN	; ;	Initialise the registers Calculate CRC
	movf xorlw movwf movf xorlw movwf return	CRC_HIGH,0 0x01 CHCKWRD_2_HIGH CRC_LOW,0 0xb4 CHCKWRD_2_LOW	;;;;;;;	Load W with CRC upper part Add upper part of offset D Store in Checkword upper part Load W with CRC lower part Add lower part of offset D Store in Checkword lower part
CRC_3	c		;	Calculate the checkword for the fourth PS block
	movi movwf	CHAR_HIGH	;	move PS_7 to the upper working register
	movi movwf	PS_8,0 CHAR_LOW	;	move PS_8 to the lower working register
	RC_1 RC_1 movf f movvf c call c call c call c call c movf c movvf c movvf c movvf c movvf c call c movf c movvf c call c movf c movvf c call c movvf c call c movvf c call c movvf c call c movvf c call c movvf c call c movvf c movvf c call c call c movvf c movvf c call c call c movvf c movvf c movvf c call c movvf c movvf c movvf c movvf c call c movvf c movvf c movvf c call c call c call c call c call c call c movvf c movvf c movvf c call c call c call c movvf c mov	CRC_INIT CRC_GEN	; ;	Initialise the registers Calculate CRC
	movf xorlw movwf movf xorlw movwf return	CRC_HIGH,0 0x01 CHCKWRD_3_HIGH CRC_LOW,0 0xb4 CHCKWRD_3_LOW	;;;;;;;	Load W with CRC upper part Add upper part of offset D Store in Checkword upper part Load W with CRC lower part Add lower part of offset D Store in Checkword lower part
CRC_INI	T clrf bcf rlf rlf rlf bcf	CHAR_BUF STATUS,C CHAR_LOW,1 CHAR_HIGH,1 CHAR_BUF,1 STATUS,C	;;;;;;;;;	Initialise the registers rotate left twice, through carry, so that the 10 <sup>X</sup> factor can correctly be implemented, i.e. by adding an 8bit all 0s register to the end of the data, and shifting to left twice to have another 2 obits.

	rlf rlf rlf	CHAR_LOW,1 CHAR_HIGH,1 CHAR_BUF,1	
	movlw movwf movvf movvf movvf movvf movvf	0x10 ITERATIONS CHAR_BUF,0 CRC_HIGH CHAR_HIGH,0 CRC_LOW CHAR_LOW,0 CPC_BUF1	; 16 left shifts, for the CRC calculation ; shifting all to the right place
	movlw movwf	0x00 CRC_BUF2	; adding the last 8 zero's
	movlw movwf movlw movwf	0x05 GXPOLY_HIGH 0xb9 GXPOLY_LOW	; Storing the $g(x)$ polynomial in registers
	return		
CRC_GEN	bcf rlf rlf rlf rlf	STATUS,C CRC_BUF2,1 CRC_BUF1,1 CRC_LOW,1 CRC_HIGH,1	<pre>; CRC generator routine ; clear the carry bit ; left shift all the data by one bit, ; using carry flag, so the carry 1 or 0 ; will go to the LSB of next byte</pre>
	btfsc call decfsz goto return	CRC_HIGH,2 DO_XOR ITERATIONS,1 CRC_GEN	<pre>; is the last bit a 1? ; if yes, XOR the working registers with g(x) ; Decrement iterations, more bits left? ; if yes, do another bit</pre>
DO_XOR	movf xorwf movf xorwf return	GXPOLY_LOW,0 CRC_LOW,1 GXPOLY_HIGH,0 CRC_HIGH,1	; Modulo 2 division with the g(x)
TRANSMI	T_DISPLA	AY	
	movlw call movlw call	'T' LCD_CHAR 'R' LCD_CHAR 'A' LCD_CHAR 'N' LCD_CHAR 'S' LCD_CHAR 'I' LCD_CHAR 'I' LCD_CHAR 'T' LCD_CHAR 'T' LCD_CHAR 'T' LCD_CHAR 'T' LCD_CHAR 'T' LCD_CHAR 'G' LCD_CHAR	
DISPLAY	PS movf call movf call movf call movf call movf call movf call movf call movf	PS_1,0 LCD_CHAR PS_2,0 LCD_CHAR PS_3,0 LCD_CHAR PS_4,0 LCD_CHAR PS_5,0 LCD_CHAR PS_5,0 LCD_CHAR PS_6,0 LCD_CHAR PS_7,0 LCD_CHAR PS_7,0 LCD_CHAR PS_8,0	; Displays the currently transmitted PS

call LCD CHAR return TRANSMIT ; Transmit the RDS data-stream call TRANSMIT\_G0 ; Group 0 TRANSMIT\_G1 TRANSMIT\_G2 TRANSMIT\_G3 call ; Group 1 call ; Group 2 ; Group 3 call ; Loop forever goto TRANSMIT TRANSMIT\_G0 ; Transmit the first group, with PS\_1 & PS\_2 0x08 movlw ; Send the top byte of PI ITERATIONS movwf movf PI\_HIGH,0 TRX\_BUF movwf call TRANSMIT\_BUF\_DATA movlw 0x08; Send the lower bye of PI ITERATIONS movwf movf PI\_LOW,0 movwf TRX BUF call TRANSMIT\_BUF\_DATA movlw 0x02 ; Send top two bits of PI checkword offset A movwf ITERATIONS PI\_CHCK1\_HIGH,0 movf ; Move the whole byte TRX BUF movwf TRX\_BUF,1 ; Swap nibbles swapf rlf TRX\_BUF,1 ; Rotate left twice, to bring the first bit rlf TRX\_BUF,1 ; of the two bits to the MSB location call TRANSMIT\_BUF\_DATA movlw  $0 \times 0 8$ ; Send lower byte of PI checkword offset A ITERATIONS movwf movf PI\_CHCK1\_LOW,0 movwf TRX\_BUF call TRANSMIT\_BUF\_DATA movlw  $0 \times 0 8$ ; Send upper part of block 2 ITERATIONS movwf movf BLCK2\_OHIGH,0 movwf TRX\_BUF call TRANSMIT\_BUF\_DATA movlw 0x08; Send lower byte of block 2 ITERATIONS movwf BLCK2\_0LOW,0 movf movwf TRX BUF call TRANSMIT\_BUF\_DATA movlw 0x02; Send the top two bits of Block 2 checkword ITERATIONS movwf BLCK2\_0CHK\_HIGH,0 ; Move the whole byte movf TRX\_BUF movwf TRX\_BUF,1 ; Swap nibbles swapf TRX\_BUF,1 rlf ; Rotate left twice, to bring the first bit ; of the two bits to the MSB location rlf TRX\_BUF,1 call TRANSMIT\_BUF\_DATA movlw  $0 \times 08$ ; Send the lower byte of block2 checkword ITERATIONS movwf movf BLCK2\_OCHK\_LOW,0 movwf TRX\_BUF call TRANSMIT\_BUF\_DATA movlw  $0 \times 0 8$ ; Send the top byte of PI ITERATIONS movwf movf PI\_HIGH,0 movwf TRX BUF call TRANSMIT\_BUF\_DATA movlw 0x08; Send the lower bye of PI ITERATIONS movwf movf PI LOW,0 TRX BUF movwf call TRANSMIT\_BUF\_DATA movlw 0x02; Send top two bits of PI checkword offset C' ITERATIONS movwf PI\_CHCK3\_HIGH,0 movf ; Move the whole byte TRX BUF movwf TRX\_BUF,1 ; Swap nibbles swapf ; Rotate left twice, to bring the first bit TRX\_BUF,1 rlf rlf TRX\_BUF,1 ; of the two bits to the MSB location call TRANSMIT\_BUF\_DATA

```
movlw
                0 \times 08
                                ; Send lower byte of PI checkword offset C'
                ITERATIONS
        movwf
                PI_CHCK3_LOW,0
        movf
        movwf
                TRX BUF
        call
                TRANSMIT_BUF_DATA
        movlw
                0x08
                                ; Send PS_1
                ITERATIONS
        movwf
        movf
                PS 1.0
                TRX_BUF
        movwf
        call
                TRANSMIT_BUF_DATA
        movlw
                0x08
                                ; Send PS_2
        movwf
                ITERATIONS
        movf
                PS_2,0
        movwf
                TRX BUF
                TRANSMIT_BUF_DATA
        call
        movlw
                0x02
                                ; Send the top two bits of PS checkword
        movwf
                ITERATIONS
                CHCKWRD_0_HIGH,0
                                       ; Move the whole byte
        movf
        movwf
                TRX_BUF
TRX_BUF,1
                                ; Swap nibbles
        swapf
                TRX_BUF,1
TRX_BUF,1
                            ; Rotate left twice, to bring the first bit
; of the two bits to the MSB location
        rlf
        rlf
        call
                TRANSMIT_BUF_DATA
        movlw
                0x08
                                ; Send lower byte of PS checkword
                ITERATIONS
        movwf
        movf
                CHCKWRD_0_LOW,0
        movwf
                TRX_BUF
        call
                TRANSMIT_BUF_DATA
        return
                                ; Transmit the first group, with PS_3 & PS_4 ; Send the top byte of PI
TRANSMIT G1
                0x08
        movlw
        movwf
                ITERATIONS
        movf
                PI_HIGH,0
        movwf
                TRX_BUF
        call
                TRANSMIT_BUF_DATA
        movlw
                                ; Send the lower bye of PI
                0 \times 08
        movwf
                ITERATIONS
        movf
                PI_LOW,0
        movwf
                TRX_BUF
        call
                TRANSMIT_BUF_DATA
        movlw
                0 \times 02
                                ; Send top two bits of PI checkword offset A
                ITERATIONS
        movwf
                PI_CHCK1_HIGH,0
                                       ; Move the whole byte
        movf
        movwf
                TRX_BUF
                TRX_BUF,1
                                ; Swap nibbles
        swapf
                            ; Rotate left twice, to bring the first bit
        rlf
                TRX_BUF,1
                                ; of the two bits to the MSB location
        rlf
                TRX BUF,1
                TRANSMIT_BUF_DATA
        call
        movlw
                0x08
                                ; Send lower byte of PI checkword offset A
                ITERATIONS
        movwf
        movf
                PI_CHCK1_LOW,0
        movwf
                TRX_BUF
                TRANSMIT_BUF_DATA
        call
        movlw
                0x08
                                ; Send upper part of block 2
                ITERATIONS
        movwf
                BLCK2_1HIGH,0
        movf
        movwf
                TRX_BUF
        call
                TRANSMIT_BUF_DATA
                                ; Send lower byte of block 2
        movlw
                0x08
                ITERATIONS
        movwf
                BLCK2_1LOW,0
        movf
        movwf
                TRX_BUF
                TRANSMIT_BUF_DATA
        call
        movlw
                0 \times 02
                                ; Send the top two bits of Block 2 checkword
                ITERATIONS
        movwf
                BLCK2_1CHK_HIGH,0
                                       ; Move the whole byte
        movf
        movwf
                TRX_BUF
                TRX_BUF,1
                                ; Swap nibbles
        swapf
                            ; Rotate left twice, to bring the first bit
; of the two bits to the MSB location
        rlf
                TRX_BUF,1
        rlf
                TRX BUF,1
                TRANSMIT_BUF_DATA
        call
        movlw
                0x08
                                ; Send the lower byte of block2 checkword
                ITERATIONS
        movwf
        movf
                BLCK2_1CHK_LOW,0
        movwf
                TRX BUF
                TRANSMIT_BUF_DATA
        call
```

```
0 \times 08
       movlw
                                ; Send the top byte of PI
                ITERATIONS
       movwf
       movf
                PI_HIGH,0
       movwf
                TRX_BUF
        call
                TRANSMIT_BUF_DATA
       movlw
                0 \times 08
                                ; Send the lower bye of PI
                ITERATIONS
       movwf
                PI_LOW,0
TRX_BUF
       movf
       movwf
                TRANSMIT_BUF_DATA
        call
       movlw
                0 \times 02
                                ; Send top two bits of PI checkword offset C'
                ITERATIONS
       movwf
                PI_CHCK3_HIGH,0
       movf
                                        ; Move the whole byte
                TRX_BUF
       movwf
                TRX_BUF,1
        swapf
                                ; Swap nibbles
                            ; Rotate left twice, to bring the first bit
       rlf
                TRX_BUF,1
       rlf
                TRX_BUF,1
                                ; of the two bits to the MSB location
        call
                TRANSMIT_BUF_DATA
       movlw
                0 \times 08
                                ; Send lower byte of PI checkword offset C'
                ITERATIONS
       movwf
       movf
                PI_CHCK3_LOW,0
        movwf
                TRX_BUF
        call
                TRANSMIT_BUF_DATA
                                ; Send PS 1
       movlw
                0 \times 08
                ITERATIONS
       movwf
       movf
                PS 3,0
       movwf
                TRX_BUF
        call
                TRANSMIT_BUF_DATA
       movlw
                0 \times 08
                                ; Send PS_2
                ITERATIONS
       movwf
       movf
                PS_4,0
       movwf
                TRX_BUF
       call
                TRANSMIT_BUF_DATA
       movlw
                0 \times 02
                                ; Send the top two bits of PS checkword
                TTERATIONS
       movwf
                CHCKWRD_1_HIGH,0
                                       ; Move the whole byte
       movf
       movwf
                TRX_BUF
        swapf
                TRX_BUF,1
                                ; Swap nibbles
                TRX_BUF,1
                                ; Rotate left twice, to bring the first bit
       rlf
                TRX_BUF,1
                                ; of the two bits to the MSB location
        rlf
        call
                TRANSMIT_BUF_DATA
                                ; Send lower byte of PS checkword
       movlw
                0 \times 08
                ITERATIONS
       movwf
       movf
                CHCKWRD_1_LOW,0
                TRX_BUF
        movwf
        call
                TRANSMIT_BUF_DATA
       return
TRANSMIT_G2
                                ; Transmit the first group, with PS_1 & PS_2
                0x08
                                ; Send the top byte of PI
       movlw
        movwf
                ITERATIONS
       movf
                PI_HIGH,0
       movwf
                TRX BUF
                TRANSMIT_BUF_DATA
       call
       movlw
                0x08
                                ; Send the lower bye of PI
                ITERATIONS
       movwf
        movf
                PI_LOW,0
       movwf
                TRX BUF
                TRANSMIT_BUF_DATA
       call
       movlw
                0x02
                                ; Send top two bits of PI checkword offset A
                ITERATIONS
       movwf
                PI_CHCK1_HIGH,0
       movf
                                       ; Move the whole byte
        movwf
                TRX_BUF
        swapf
                TRX_BUF,1
                                ; Swap nibbles
       rlf
                TRX_BUF,1
TRX_BUF,1
                                ; Rotate left twice, to bring the first bit ; of the two bits to the MSB location
       rlf
                TRANSMIT_BUF_DATA
        call
        movlw
                80x0
                                ; Send lower byte of PI checkword offset A
        movwf
                ITERATIONS
       movf
                PI_CHCK1_LOW,0
       movwf
                TRX BUF
                TRANSMIT BUF DATA
       call
        movlw
                0x08
                                ; Send upper part of block 2
        movwf
                ITERATIONS
        movf
                BLCK2_2HIGH,0
       movwf
                TRX BUF
```

```
call
               TRANSMIT BUF DATA
       movlw
               0 \times 08
                               ; Send lower byte of block 2
               ITERATIONS
       movwf
       movf
               BLCK2_2LOW,0
       movwf
               TRX_BUF
       call
               TRANSMIT_BUF_DATA
       movlw
               0 \times 02
                               ; Send the top two bits of Block 2 checkword
               ITERATIONS
       movwf
       movf
               BLCK2_2CHK_HIGH,0
                                      ; Move the whole byte
               TRX_BUF
       movwf
       swapf
               TRX_BUF,1
                               ; Swap nibbles
       rlf
               TRX_BUF,1
                               ; Rotate left twice, to bring the first bit
       rlf
               TRX_BUF,1
                               ; of the two bits to the MSB location
               TRANSMIT_BUF_DATA
       call
                               ; Send the lower byte of block2 checkword
       movlw
               0x08
       movwf
               ITERATIONS
       movf
               BLCK2_2CHK_LOW,0
       movwf
               TRX_BUF
       call
               TRANSMIT BUF DATA
       movlw
               0x08
                               ; Send the top byte of PI
       movwf
               ITERATIONS
       movf
               PI_HIGH,0
       movwf
               TRX_BUF
       call
               TRANSMIT_BUF_DATA
       movlw
               0 \times 08
                               ; Send the lower bye of PI
       movwf
               ITERATIONS
       movf
               PI_LOW,0
       movwf
               TRX_BUF
       call
               TRANSMIT_BUF_DATA
       movlw
                               ; Send top two bits of PI checkword offset C'
               0 \times 02
               ITERATIONS
       movwf
       movf
               PI_CHCK3_HIGH,0
                                       ; Move the whole byte
       movwf
               TRX_BUF
       swapf
               TRX_BUF,1
                               ; Swap nibbles
       rlf
               TRX_BUF,1
                           ; Rotate left twice, to bring the first bit
; of the two bits to the MSB location
               TRX BUF 1
       rlf
       call
               TRANSMIT_BUF_DATA
       movlw
               0x08
                               ; Send lower byte of PI checkword offset C'
               ITERATIONS
       movwf
       movf
               PI_CHCK3_LOW,0
       movwf
               TRX_BUF
               TRANSMIT_BUF_DATA
       call
       movlw
               0x08
                               ; Send PS 1
               ITERATIONS
       movwf
       movf
               PS_5,0
       movwf
               TRX_BUF
               TRANSMIT_BUF_DATA
       call
       movlw
               0x08
                               ; Send PS 2
       movwf
               ITERATIONS
       movf
               PS_6,0
       movwf
               TRX_BUF
       call
               TRANSMIT_BUF_DATA
       movlw
               0 \times 02
                               ; Send the top two bits of PS checkword
               ITERATIONS
       movwf
               CHCKWRD_2_HIGH,0
       movf
                                      ; Move the whole byte
       movwf
               TRX_BUF
       swapf
               TRX_BUF,1
                               ; Swap nibbles
                            ; Rotate left twice, to bring the first bit
       rlf
               TRX_BUF,1
                               ; of the two bits to the MSB location
       rlf
               TRX BUF,1
               TRANSMIT_BUF_DATA
       call
       movlw
                               ; Send lower byte of PS checkword
               0x08
               ITERATIONS
       movwf
               CHCKWRD_2_LOW,0
       movf
       movwf
               TRX_BUF
       call
               TRANSMIT_BUF_DATA
       return
TRANSMIT_G3
                               ; Transmit the first group, with PS_1 & PS_2
       movlw
               0x08
                               ; Send the top byte of PI
               ITERATIONS
       movwf
       movf
               PI_HIGH,0
               TRX BUF
       movwf
       call
               TRANSMIT_BUF_DATA
       movlw
               0x08
                               ; Send the lower bye of PI
               ITERATIONS
       movwf
       movf
               PI_LOW,0
```

movwf TRX BUF call TRANSMIT BUF DATA ; Send top two bits of PI checkword offset A movlw  $0 \times 02$ ITERATIONS movwf PI\_CHCK1\_HIGH,0 ; Move the whole byte movf movwf TRX\_BUF swapf TRX\_BUF,1 ; Swap nibbles ; Rotate left twice, to bring the first bit ; of the two bits to the MSB location TRX\_BUF,1 rlf TRX\_BUF,1 rlf TRANSMIT\_BUF\_DATA call movlw 0x08; Send lower byte of PI checkword offset A movwf ITERATIONS PI\_CHCK1\_LOW,0 TRX\_BUF movf movwf TRANSMIT\_BUF\_DATA call movlw 0x08; Send upper part of block 2 movwf ITERATIONS movf BLCK2\_3HIGH,0 movwf TRX BUF TRANSMIT\_BUF\_DATA call movlw 0x08; Send lower byte of block 2 movwf ITERATIONS movf BLCK2\_3LOW,0 movwf TRX BUF TRANSMIT BUF DATA call movlw  $0 \times 02$ ; Send the top two bits of Block 2 checkword movwf ITERATIONS movf BLCK2\_3CHK\_HIGH,0 ; Move the whole byte movwf TRX\_BUF swapf TRX\_BUF,1 ; Swap nibbles ; Rotate left twice, to bring the first bit ; of the two bits to the MSB location TRX\_BUF,1 TRX\_BUF,1 rlf rlf call TRANSMIT\_BUF\_DATA movlw 0x08; Send the lower byte of block2 checkword movwf ITERATIONS BLCK2\_3CHK\_LOW,0 movf TRX\_BUF movwf call TRANSMIT\_BUF\_DATA movlw 0x08; Send the top byte of PI movwf ITERATIONS movf PI\_HIGH,0 movwf TRX BUF TRANSMIT\_BUF\_DATA call movlw 0x08; Send the lower bye of PI ITERATIONS movwf movf PI\_LOW,0 movwf TRX BUF TRANSMIT BUF DATA call movlw  $0 \times 02$ ; Send top two bits of PI checkword offset C' ITERATIONS movwf PI\_CHCK3\_HIGH,0 movf ; Move the whole byte movwf TRX\_BUF TRX\_BUF,1 ; Swap nibbles swapf TRX\_BUF,1 ; Rotate left twice, to bring the first bit ; of the two bits to the MSB location rlf TRX BUF,1 rlf call TRANSMIT\_BUF\_DATA movlw 0x08; Send lower byte of PI checkword offset C' ITERATIONS movwf PI\_CHCK3\_LOW,0 TRX\_BUF movf movwf call TRANSMIT\_BUF\_DATA  $0 \times 08$ movlw ; Send PS\_1 movwf ITERATIONS movf PS\_7,0 TRX BUF movwf TRANSMIT\_BUF\_DATA call movlw 0x08; Send PS\_2 ITERATIONS movwf movf PS\_8,0 movwf TRX BUF TRANSMIT\_BUF\_DATA call movlw  $0 \times 02$ ; Send the top two bits of PS checkword ITERATIONS movwf CHCKWRD\_3\_HIGH,0 ; Move the whole byte movf movwf TRX\_BUF TRX\_BUF,1 ; Swap nibbles swapf

; Rotate left twice, to bring the first bit ; of the two bits to the MSB location rlf TRX BUF,1 rlf TRX BUF.1 TRANSMIT BUF DATA call movlw  $0 \times 08$ ; Send lower byte of PS checkword ITERATIONS movwf movf CHCKWRD\_3\_LOW,0 movwf TRX BUF TRANSMIT\_BUF\_DATA call return ; Transmit the data byte held in the buffer ; Rotate left once, in itself TRANSMIT\_BUF\_DATA TRX\_BUF,1 rlf ; Rotale fert once, in feet ; Test the carry flag value ; is carry 0? transmit a 0 btfss STATUS, C TRANSMIT\_0 call Caii btfsc STATUS, C call TRANSMIT\_1 ; Is carry 1? transmit a 1
decfsz ITERATIONS,1 ; Decrement iteration until it reaches 0 goto TRANSMIT\_BUF\_DATA return TRANSMIT\_0 call DELAY\_125US ; TRANSMIT\_0 ; Is 1187.5 high? TRANSMIT\_0 ; No? then loop until it goes high RDS\_PORT, RDS\_DATA ; Clear the port bit, 0 will be modulated btfss got.o bcf return TRANSMIT\_1 DELAY\_125US RDS\_PORT,SIGNAL ; Is 1187.5 high? TRANSMIT\_1 ; No? then loop until it goes high RDS\_PORT, RDS\_DATA ; Set the port bit, 1 will be modulated ; call btfss goto bsf return ; LCD\_CHAR ; Sends character to LCD ; Required character must be in W . LCD\_CHAR LCD\_TEMP ; Character to be sent is in W LCDBUSY ; Wait for LCD to be ready LCD\_CTRL, RW ; Set LCD in read mode LCD\_CTRL, RS ; Set LCD in data mode LCD\_CTRL, E ; LCD E-line High movwf call bcf bsf bsf movf LCD\_TEMP, W movwf LCD\_DATA ; Send data to LCD ; LCD E-line Low bcf LCD\_CTRL, E return ;====== -----; LCD CMND ; Sends command to LCD ; Required command must be in W LCD CMND movwf LCD\_TEMP LCDBUSY ; Wait for LCD to be ready call ; Set LCD in read mode ; Set LCD in command mode bcf LCD\_CTRL,RS bcf LCD\_CTRL,RW LCD\_CTRL,E LCD\_TEMP,W ; LCD E-line High bsf movf movwf LCD\_DATA ; Send data to LCD LCD\_CTRL,E ; LCD E-line Low bcf return ;\_\_\_\_\_ ; LCDBUSY ; Returns when LCD busy-flag is inactive ; OK ;====== \_\_\_\_\_ LCDBUSY bsf STATUS, RPO ; Select Register page 1 movlw 0xFF ; Set PORTB for input TRISB movwf STATUS, RPO bcf ; Select Register page 0 LCD\_CTRL, RS LCD\_CTRL, RW ; Set LCD for command mode bcf ; Setup to read busy flag bsf ; LCD E-line High bsf LCD\_CTRL, E movf LCD\_DATA, W LCD\_CTRL, E ; Read busy flag + DDram address ; LCD E-line Low bcf

andlw 0x80; Check Busy flag, High = Busy STATUS, Z btfss got.o LCDBUSY ; Loop back if busy LCD\_CTRL, RW bcf bsf STATUS, RPO ; Select Register page 1 movlw 0x00movwf TRISB ; Set PORTB for output INTCON, RBIF bcf bcf STATUS, RPO ; Select Register page 0 return \*\*\*\*\* ;\* SET\_ADDR ;\* sets the start address in LCD DDRAM for writing characters to the LCD ;\* Load the lcd address you wish to write to into the w register before calling routine , \*\*\*\*\*\*\*\* SET ADDR iorlw 0x80 ;combine address(a) in w to give laaa aaaa call LCD\_CMND ;send byte in w to LCD data lines call DELAY\_125US ;delay 125 microsecond return ; LONG\_DELAY LONG\_DELAY movlw 0x4f movwf CNT\_DELAY3 call DELAY\_30MS ; Decimal value to give a long delay rep\_3 call decfsz CNT\_DELAY3,1 goto rep\_3 ; SWITCH DELAY ; Uses a long delay to allow the switch to over-come debounce problems ;\*\*\*\*\*\* SWITCH\_DELAY movlw 0x20 movwf CNT\_DELAY3 call DELAY 30MS ; Decimal value to give a long delay rep\_4 call DELAY\_30MS decfsz CNT\_DELAY3,1 goto rep\_4 return \*\*\*\*\*\*\*\* ;\* DELAY\_125US ;\* uses repeated instruction cycles to create approximate 125 microsecond delay ;\* using a 4Mhz clock on the pic.(42x3 cycles of 1us) , \* \* \* \* \* \* \* \* \* \* \* DELAY\_125US movlw US125 ; decimal value 42 loaded into w register movwf CNT\_DELAY1 ; move 42 into cnt\_delay1 register repeat decfsz CNT\_DELAY1,1 ; decrease count by 1 and check if zero (1 instruction cvcle) qoto ; decfsz will skip this if count was zero repeat return \*\*\*\*\*\*\* ;\* DELAY\_5ms ;\* uses repeated instruction cycles to create approximate 5ms delay (39x130x1 cycle of lus) ;\* using a 4Mhz clock on the pic. (130 because 125+5 cycles from this routine) \*\*\*\*\* \*\*\*\*\*\*\* DELAY 5MS movlw MS5 ;decimal value 39 loaded into movwf CNT\_DELAY2 ;move 39 into count2 register ;decimal value 39 loaded into w register

```
rep2
     call DELAY_125US
                          ;call routine for 125 microsecond delay(2 instruction
cycle)
      decfsz CNT_DELAY2,F \  ;decrease count2 by 1 and check if zero (1 instruction
cycle)
                           ;decfsz will skip this if count2 was zero(2 instruction
      goto rep2
cycle)
      return
;*********
                     ,
* * * * * * * * * * * *
;* END OF DELAY_5ms
*******
;*********
            *****
;* DELAY_30ms
;* uses repeated instruction cycles to create approximate 30ms delay (231x130x1 cycle
of lus) *
;* using a 4Mhz clock on the pic. (130 because 125+5 cycles from this routine)
* * * * * * * * * * *
DELAY_30MS

      SUMS
      ; decimal value 231 loaded into w register

      movlw
      MS30
      ; decimal value 231 loaded into w register

      movwf
      CNT_DELAY2
      ; move 240 into cnt_delay2 register

      call
      DELAY_125US
      ; call routine for 125 microsecond delay

      decfsz
      CNT_DELAY2,1
      ; decrease count2 by 1 and check if zero (1 instruction

rep_2 call
cycle)
      goto rep_2
                           ; decfsz will skip this if count2 was zero
      return
; LCD_CLEAR
; Clears display and returns cursor to home position (upper-left corner).
LCD_CLEAR
      movlw 0x01
                           ; Move the value for lcd clear command
      call
             LCD_CMND
      retlw 0x00
```

END

#### B. Bi-Phase.asm

\*\*\*\*\* ;\* Filename: biphase.asm 05/03/03 Date: Author: hhaddadi Notes: To generate biphase symbols from port B ;\*\*\*\* list p=16c622 ; list directive to define processor #include <pl6c622.inc> ; processor specific variable definitions \_\_CONFIG \_CP\_OFF & \_WDT\_OFF & \_BODEN\_ON & \_PWRTE\_ON & \_XT\_OSC CLK11875 EQU 1 CLK2375 EQU 2 RDS EOU 3 PULSEHIGH EQU 4 PULSEDOWN EQU 6 **US51** EOU 0x21 ; value to give a 51 microsecond in delay loop CNT DELAY1 EOU 0x22 ; temporary count register for 51us delay routine MEMORY EQU 0x23 org  $0 \times 00$ RESET goto MAIN MAIN clrf STATUS ; Do initialization, Select bank 0 bsf STATUS, RPO ; Select Bank 1 ; Port A as output to save power ; PORT B is output clrf TRISA clrf TRISB bsf OPTION\_REG,NOT\_RBPU ; Disable week Pull ups 0x0E movlw ; Declare pins 0&1 of port B as movwf TRISB inputs clrf STATUS generate poll11875 call signal\_pulse DELAY\_51US DELAY\_51US call call ; To by-pass the clock's high-signal call DELAY\_51US DELAY\_51US DELAY\_51US DELAY\_51US DELAY\_51US DELAY\_51US call call call call call DELAY\_51US call call poll2375 call clear\_pulse call DELAY\_51US ; To by-pass the clock's high-signa DELAY\_51US DELAY\_51US DELAY\_51US call call call DELAY\_51US DELAY\_51US call call call DELAY\_51US call DELAY\_51US goto generate poll11875 btfss PORTB, CLK11875 goto poll11875 return signal\_pulse btfss PORTB, RDS PULSE\_DOWN qoto PULSE\_HIGH goto poll2375 btfss PORTB, CLK2375 pol12375 goto return clear\_pulse btfsc MEMORY,0

	goto goto	PULSE_DOWN PULSE_HIGH	
PULSE_HIGH	bsf call bcf bsf return	PORTB, DELAY_51US PORTB, MEMORY,	PULSEHIGH PULSEHIGH 0
PULSE_DOWN	bsf call bcf bcf return	PORTB, DELAY_51US PORTB, MEMORY,	PULSEDOWN PULSEDOWN 0
;************** ;* DELAY_51US	* * * * * * * *	*****	***************************************
;* uses repeate ;* using a 10M	ed instr hz clock	uction cycles t on the pic.(42	co create approximate 51 microsecond delay* 2x3 cycles of 0.4us)
;********	* * * * * * * *	*****	*******
DELAY_51US	movlw	US51	; decimal value 42 loaded into w register
repeat decfsz	movwf CNT_DEL	CNT_DELAY1 AY1,1 ; decre	; move 42 into cnt_delay1 register ease count by 1 and check if zero (1 instruction
cycie)	goto return	repeat	; decfsz will skip this if count was zero
	END		; directive 'end of program'

#### C. Data source PCB



### D. Project time plan

						2	16 Sep '0	2	14 Oct '02	111	Nov '02	09 Dec	02	06 Jan '	'03	03 Feb 1	03	03 Mar	03	
ID	0	Task Name	Duration	Start	Finish	W	S T	M	FT	S	W S	T	M	F T	S	W	s	T M	F	-
1	$\checkmark$	Update knowledge-base	3 days	Thu 26/09/02	Sun 29/09/02															
2	Ν.	First Report	2 days	Fri 27/09/02	Sun 29/09/02															
3	$\checkmark$	Programming the PIC	73 days	Sun 29/09/02	Tue 07/01/03															
4	$\checkmark$	Studying the hardware	14 days	Tue 08/10/02	Sun 27/10/02	1														
5	$\checkmark$	Modelling the circuit, Protues	14 days	Mon 21/10/02	Thu 07/11/02															
6	~	Second Report	7 days	Thu 02/01/03	Sun 12/01/03					-										
7	$\checkmark$	Component purchasing	7 days	Tue 21/01/03	Wed 29/01/03															
8	$\checkmark$	System Integration	22 days	Mon 27/01/03	Tue 25/02/03															
9	$\checkmark$	PCB Design	7 days	Mon 17/02/03	Tue 25/02/03															
10	$\checkmark$	Hardware integration	5 days	Tue 25/02/03	Mon 03/03/03													1		
11	$\overline{\checkmark}$	Testing the System	14 days	Mon 03/03/03	Thu 20/03/03															
		1	sk		R	olled U	o Task				External	asks								
		Ta	isk		R	olled U	p Task				External 1	asks								
Project:	RDS	ENCODER Pr	ogress		R	olled U	p Mileston	• 🔷			Project St	ummary								
Date: Sa	at 22/0	03/03 M	lestone	•	R	olled U	p Progress				Group By	Summary			_	I				
	S	s	Split																	
	Project time plan																			

## 9. References

1. United States RBDS Standard, April 9, 1998

- 2. <u>www.microchip.com</u> for MPLAB IDE use
- 3. Microchip PIC 16F87X Data Sheet
- 4. Microchip PICmicro Mid-Range MCU Family reference Manual
- 4. RDS: The Radio Data System: Dietmar Kopitz, Bev Marks
- 5. How to use intelligent LCDs: Julyan Ilet
- 6. Hitachi HD44780 LCD Controller/Driver manual
- 7. Microchip AN587 Interfacing PICmicro to an LCD module
- 8. TRIMOD LCD Specification
- 9. Microchip EEPROM Memory Programming specification
- 10. A Painless guide to CRC error detection algorithm: Ross Williams
- 11. Microchip AN730 CRC Generating and Checking
- 12. RDS Encoder Project: Tim Shaw (of EE)
- 13. RDS Encoder Project: Richard Koch (of EE)
- 14. HC-49 Quarts Crystal data sheet
- 15. AV Series Push Button Switches data sheet
- 16: Basic Communication Theory: John Pearson
- 17: CRC, Easier said than done: Michael Barr
- 18: www.farnell.co.uk
- 19: Electronic circuits III: Paul V Brennan, EEE
- 20: Digital Circuits: Chris Pitt, EEE
- 21: Microchip PIC16C622 datasheet

Author:

 Hamed Haddadi, Department of Electronics & Electrical Engineering UCL, Torrington Place,

 London WC1E 7JE

 h.haddadi@ucl.ac.uk

12 Lionel House, 370 Portobello Rd, London W10 5RP hamedhaddadi@hotmail.com

# 10. Component datasheets